

# BRNO UNIVERSITY OF TECHNOLOGY 

VYSOKÉ UČENÍ TECHNICKÉ V BRNĚ

FACULTY OF ELECTRICAL ENGINEERING AND COMMUNICATION<br>FAKULTA ELEKTROTECHNIKY<br>A KOMUNIKAČNÍCH TECHNOLOGIÍ<br>\section*{DEPARTMENT OF MICROELECTRONICS}DESIGN OF CHOPPER OPERATIONAL AMPLIFIER WITHINPUT OFFSET REDUCTION IN CMOS TECHNOLOGYNÁVRH OPERAČNÍHO ZESILOVAČE S POTLAČENÍM VSTUPNÍ NAPĚŤOVÉ NESYMETRIE METODOUCHOPPING V TECHNOLOGII CMOS

MASTER'S THESIS
DIPLOMOVÁ PRÁCE
AUTHOR Bc. Dominik Gaži
AUTOR PRÁCESUPERVISORIng. Roman Prokop, Ph.D.VEDOUCÍ PRÁCE

## Master's Thesis

Master's study program Microelectronics<br>Department of Microelectronics<br>ID: 203150

Student: Bc. Dominik Gaži
Year of
study:
2
Academic year: 2022/23

TITLE OF THESIS:

## Design of chopper operational amplifier with input offset reduction in CMOS technology

## INSTRUCTION:

Study the origin of the input offset of an operational amplifier and introduce methods, which reduce this offset. Next, choose a topology which is appropriate for a practical design of an operational amplifier in $0.25 \mu \mathrm{~m}$ CMOS technology. Main focus should be the effective bandwidth of the chopper op-amp, depending on the properties of the processed signal, and the value of the chopping frequency. Design a filter for the output signal demodulation. Evaluate the chopper operational amplifier's input offset reduction ability in feedback loop connection. Use software Cadence Virtuoso for verification of the chopper op-amp's mentioned parameters.

## RECOMMENDED LITERATURE:

Podle pokynů vedoucího práce

| Date of project |  |  |
| :--- | :--- | :--- |
| specification: | 6.2.2023 | Deadline for |
| submission: |  |  |

Supervisor: Ing. Roman Prokop, Ph.D.

doc. Ing. Lukáš Fujcik, Ph.D.<br>Chair of study program board

[^0]
# Diplomová práce 

## magisterský navazující studijní program Mikroelektronika

Ústav mikroelektroniky

## Student: Bc. Dominik Gaži <br> Akademický rok: 2022/23 <br> NÁZEV TÉMATU: <br> Návrh operačního zesilovače s potlačením vstupní napět'ové nesymetrie metodou chopping $v$ technologii CMOS

## POKYNY PRO VYPRACOVÁNí:

Prostudujte problematiku vzniku vstupní napětové nesymetrie operačního zesilovače a seznamte se s metodami, které se zabývají potlačením této napětové nesymetrie. Dále zvolte vhodnou topologii operačního zesilovače pro praktický návrh vtechnologii CMOS $0,25 \mu \mathrm{~m}$. Zaměřte se především na efektivní šǐřku pásma chopper operačního zesilovače v závislosti na vlastnostech zpracovávaného signálu a hodnotě chopping kmitočtu. Navrhněte filtr pro demodulaci výstupního signálu. V zapojení chopper operačního zesilovače ve zpětné vazbě zhodnotte schopnost potlačení vstupní napětové nesymetrie. V návrhovém prostředí Cadence Virtuoso ověřte simulací výše uvedené parametry chopper operačního zesilovače.

## DOPORUČENÁ LITERATURA:

Podle pokynů vedoucího práce

Termín zadání: 6.2.2023
Termín odevzdání: 23.5.2023

Vedoucí práce: Ing. Roman Prokop, Ph.D.

doc. Ing. Lukáš Fujcik, Ph.D.<br>předseda rady studijního programu

[^1]
#### Abstract

The thesis provides the design of a chopper operational amplifier topology focused on correcting input offset. The thesis contains an overview of inaccuracies which occur in op-amps, as well as methods preventing them. Focus of the practical part is designing an op-amp used for amplification and filtering and switches, which are connected into a final circuit and verifying their functionality in simulation environment Cadence Virtuoso. The design is using CMOS $0.25 \mu \mathrm{~m}$ technology.


## Keywords

Analogue IC design, operational amplifier, chopping, chopper amplifier, offset, CMOS technology, auto-zeroing, active low-pass filter


#### Abstract

Abstrakt Táto práca sa zaoberá návrhom chopper topológie potláčajúcu vstupnú napätovú nesymetriu operačného zosilňovača. Práca obsahuje prehl'ad nepresností vyskytujúcich sa v operačnom zosilňovači ako aj metód ich prevencie. Hlavným ciel’om praktickej časti je design operačného zosilňovača, ktorý je použitý na zosilnenie a následne aj útlm a spínačov, ktoré sú použité vo finálnom zapojení a overenie ich funkcie v simulačnom prostredí Cadence Virtuoso. V návrhu bola použitá technológia CMOS $0.25 \mu \mathrm{~m}$.


## Kl'účové slová

Analógový návrh, operačný zosilňovač, chopping, chopper zosilňovač, offset, napät̛ová nesymetria, technológia CMOS, auto-zeroing, aktívny filter typu dolný priepust

## Rozšírený abstrakt

Operačné zosilňovače sú základným stavebným blokom modernej analógovej techniky, a pri neustálej snahe o minimalizáciu plochy a spotreby obvodov sa prirodzene dostávame signálmi na úroveň, kde vnútorná nepresnost' operačného zosilňovača môže ovplyvňovat' funkcionalitu aplikácie. Táto práca sa zaoberá návrhom potlačenia vstupnej napätovej nesymetrie pomocou metódy chopping.

Na začiatku skúmame, čo sú hlavné príčiny vzniku tejto napätovej nesymetrie (offsetu) a principiálne si vysvetlíme, ako fungujú dve základné metódy eliminácie offsetu - auto-zeroing a chopping. Funkcionalita oboch metód je priblížená aj rovnicami, ktoré znázorňujú vplyvy jednotlivých parametrov obvodu a komponentov na výsledné potlačenie. Chopping je zaujímavou vol'bou potlačenia offset hlavne vd'aka nepretržitej operácii a taktiež dobrým šumovým vlastnostiam.

Samotná návrhová čast’ sa skladá z teoretických základov analógovej techniky a popisu stavebných blokov (prúdové zrkadlo, diferenčný pár), na čo plynule nadväzuje praktický návrh dvojstupňového operačného zosilňovača použitého v práci, uvedenie jednotlivých stupňov, rozmerov tranzistorov a odôvodnenie návrhu. Uvedený je aj návrh chopping spínačov. Aktívny filter typu dolný priepust je vybudovaný na takmer identickom obvode ako hlavný OZ s pridanými pasívnymi komponentmi. Predstavu o celkovom zapojení dopíňajú schémy jednotlivých blokov ako aj zjednodušená schema celého systému. Celý nárh je realizovaný v technológii CMOS $0.25 \mu \mathrm{~m}$.

Simulácie v návrhovom prostredí Cadence Virtuoso tvoria verifikačnú čast' diplomovej práce, kde sa overuje funkcionalita jednotlivých častí obvodu (gm1, gm2) ako aj celého obvodu primárne v zapojení napät’ový sledovač. Výstupné grafy znázorňujú výsledky a dopíňajú vysvetlenie princípu metódy chopping.

## Bibliographic citation

GAŽI, Dominik. Návrh operačního zesilovače s potlačením vstupní napětové nesymetrie metodou chopping v technologii CMOS [online]. Brno, 2023 [cit. 2023-0519]. Dostupné z: https://www.vut.cz/studenti/zav-prace/detail/152467. Diplomová práce. Vysoké učení technické v Brně, Fakulta elektrotechniky a komunikačních technologí́, Ústav mikroelektroniky. Vedoucí práce Roman Prokop.

# Author's Declaration 


#### Abstract

Author: Dominik Gaži

Author's ID: 203150

Paper type: Master's thesis

Academic year: 2022/23

Topic: Design of chopper operational amplifier with input offset reduction in CMOS technology

I declare that I have written this paper independently, under the guidance of the advisor and using exclusively the technical references and other sources of information cited in the project and listed in the comprehensive bibliography at the end of the project.

As the author, I furthermore declare that, with respect to the creation of this paper, I have not infringed any copyright or violated anyone's personal and/or ownership rights. In this context, I am fully aware of the consequences of breaking Regulation S 11 of the Copyright Act No. 121/2000 Coll. of the Czech Republic, as amended, and of any breach of rights related to intellectual property or introduced within amendments to relevant Acts such as the Intellectual Property Act or the Criminal Code, Act No. 40/2009 Coll., Section 2, Head VI, Part 4.


Brno, May 23, 2023

## Acknowledgement

I would like to express my deepest gratitude to my supervisor Ing. Radek Lang for his countless hours of consultations and for his helpful and easy-to-understand teaching methods. I would also like to thank my family for their emotional support.

## Contents

FIGURES ..... 11
TABLES ..... 12
INTRODUCTION ..... 13

1. OPERATIONAL AMPLIFIER INACCURACIES ..... 14
1.1 MAIN TYPES OF ERRORS ..... 14
1.1.1 Offset ..... 14
1.1.2 Drift ..... 16
2. OFFSET CANCELLATION ..... 17
2.1 Trimming ..... 17
2.2 AUTO-CORRECTION ..... 18
2.2.1 Auto-zeroing method ..... 18
2.2.2 Chopping method ..... 22
2.2.3 Chopper-stabilized method ..... 24
3. OPERATIONAL AMPLIFIER DESIGN ..... 26
3.1 Introduction ..... 26
3.2 Small-Signal model ..... 27
3.3 CURRENT MIRROR ..... 28
3.4 DIFFERENTIAL PAIR ..... 29
3.5 OPERATIONAL AMPLIFIER BASIC PARAMETERS ..... 30
4. CHOPPER OPERATIONAL AMPLIFIER DESIGN ..... 31
4.1 REQUIREMENTS ..... 31
4.2 BiASING circuit ..... 31
4.3 DIFFERENTIAL INPUT STAGE ..... 33
4.4 Folded cascode ..... 34
4.5 DIFFERENTIAL BIASING FEEDBACK PAIR ..... 35
4.6 Charge injection compensation in switches ..... 36
4.7 Chopping switches. ..... 37
4.8 Output Filter design ..... 38
4.9 System topology ..... 40
5. SIMULATIONS ..... 42
5.1 FREQUENCY ANALYSIS ..... 42
5.1.1 Operational amplifier ..... 43
5.1.2 Active low-pass filter. ..... 43
5.1.3 Stability of the closed loop analysis (STB) ..... 45
5.2 TRANSITIONAL ANALYSIS ..... 46
5.2.1 Transient step response ..... 46
5.2.2 Operational amplifier's output after switches ..... 46
5.2.3 Chopper amplifier's output ..... 47
5.3 Periodic steady-State simulation ..... 52
5.4 MONTE CARLO SIMULATION WITH CORNER TEMPERATURES ..... 53
5.5 NOISE analysis ..... 55
6. CONCLUSION ..... 57
LITERATURE ..... 58
SYMBOLS AND ABBREVIATIONS ..... 59
LIST OF APPENDICES ..... 60

## Figures

Fig. 1.1 Representation of error occurences in frequency domain ..... 14
Fig. 2.1 Calibration phase of auto-zeroing ..... 19
Fig. 2.2 Nulling phase of auto-zeroing ..... 20
Fig. 2.3 Up-modulation of the offset ..... 23
Fig. 2.4 Chopper-stabilized offset reduction topology ..... 24
Fig. 3.1 Small-signal model of a MOSFET ..... 27
Fig. 3.2 Current mirror principle ..... 28
Fig. 3.3 Differential pair with active load ..... 29
Fig. 4.1 Biasing circuit design ..... 33
Fig. 4.2 Operational amplifier design ..... 36
Fig. 4.3 Internal connection of chopper switch ..... 38
Fig. 4.4 Active low-pass filter ..... 39
Fig. 4.5 Simplified diagram of the system ..... 40
Fig. 5.1 Schematic of circuit setup for simulation - voltage follower ..... 42
Fig. 5.2 Frequency analysis of the operational amplifier ..... 43
Fig. 5.3 Frequency analysis of the active low-pass filter ..... 44
Fig. 5.4 Stability analysis of the system ..... 45
Fig. 5.5 Step response of the system ..... 46
Fig. 5.6 Modulation of the offset ..... 47
Fig. 5.7 Residual offset ripple with input offset 1 mV ..... 48
Fig. 5.8 Residual offset ripple with input offset 5 mV ..... 48
Fig. 5.9 Schematic of circuit setup for simulation ..... 49
Fig. 5.10 gm 1 output without chopping with 1 mV offset ..... 49
Fig. 5.11 gm 1 output with chopping with 1 mV offset ..... 50
Fig. 5.12 gm1 - modulated offset detail ..... 50
Fig. 5.13 gm2 - chopper residual ripple detail ..... 51
Fig. 5.14 Harmonic spectrum before the filter's input ..... 52
Fig. 5.15 Harmonic spectrum after the filter's input ..... 53

## TABLES

4.1 Typical parameters of transistors used for design ..... 31
4.2 Transistor sizes in biasing circuit ..... 33
4.3 Transistor sizes in differential input stage ..... 34
4.4 Transistor sizes in folded cascode amplifying stage ..... 35
4.5 Transistor sizes in differential biasing feedback stage ..... 36
4.6 Transistor sizes in chopper switches ..... 38
4.7 Transistor sizes in active low-pass filter ..... 39
4.8 Component values in active low-pass filter ..... 39
5.1 Effects of chopping on suppressing offset caused by temperature and process mismatch ..... 54

## InTRODUCTION

Operational amplifiers are nowadays utilized and relied on in many modern applications. With the constant push to reduce electronics in dimensions and power consumption, and to maximize the efficiency in devices used day-to-day, logically, we are obliged to proceed towards gradually smaller signals that are handled and measured. With smaller signals, however, there arise constantly stricter requirements for precision and error-free operation during the whole lifetime of an application. If we operate in, say, microvolts range, achieving precision in this area involves pushing the means of electronics to its very physical limits, or demands new configurations. Offset is the elementary problem, which is the cause of the inaccuracies occurring in operations with small signals. The focus of this thesis is to resolve, eliminate, or minimalize offset to a marginal degree.

The first chapter describes errors of op-amps, from where offset originates, and what factors contribute to its presence the most.

The second chapter is focused on the most frequent methods used for offset correction. Trimming, auto-zeroing and chopping are described.

The third chapter provides the theory for analogue IC design with a brief overview of basic building blocks.

The fourth chapter is focused on designing the chopper operational amplifier, design's main requirements and solution are provided in this chapter.

The fifth and last chapter supports the design choices by verification done by simulation software. Essential simulations are described and evaluated.

## 1. OPERATIONAL AMPLIFIER INACCURACIES

### 1.1 Main types of errors

Operational amplifiers (op-amps) suffer from errors. There exist three major types of errors [1] that occur in op-amps:

- offset,
- drift,
- 1/f noise.

The following figure shows, where these errors occur in the frequency domain.


Fig. 1.1 Representation of error occurrences in frequency domain [1]

### 1.1.1 Offset

Offset is a DC parameter of operational amplifier, which denotes the value of voltage applied at the input of the op-amp so that zero voltage is showing at its output. Most of the time we can indicate offset as a source of DC voltage at one of the amplifier's inputs. Definition of an ideal op-amp asserts that both inputs should be at the same, zero potential when grounded i.e., the potential or voltage difference between the inputs is nonexistent. Naturally, we can conclude from this fact that the offset is an error, which can cause severe inconsistencies and inaccuracies in many applications.

We distinguish three main factors that contribute to the existence of an input offset:

- manufacturing process and drift of the process,
- junction temperature,
- bias point of the internal circuit.

The most prominent of these factors is caused during the transistor manufacturing. Contemporary manufacturing processes and state-of-the-art technological procedures constantly strive to push the limits of size of transistors, however, with gradually smaller dimensions of the devices occurs higher difficulty of keeping the transistors parameters truly identical. It has been observed, that in CMOS technology, the offset of a differential pair can reach as high as 10 mV [2].

Mismatch in CMOS transistors can be caused by multiple sources [3]:

- physical variation of device dimensions,
- metallurgical variation of device parameters,
- electronic parameters of the device.

The first two occurrences mentioned can be minimized by extending the transistor dimensions, however, as with every parameter change in electronics, there comes a trade-off in form of more sizeable area occupied on the chip. More importantly, the physical variation only occurs at the edges of the devices, therefore with the greater size the less impactful the neglection of this mismatch is. Nevertheless, the greatest mismatch is caused by the third source, which can appear in forms of "the trapped charges in the gate oxide, or the surface states in a MOS transistor that can change the threshold voltage of the device [3]." It has been proved that in general, the devices which are more affected by the semiconductor surface properties have greater mismatch than the ones who are more dependent on semiconductor further from the surface. To sum up, there is an inverse proportionality between the transistor's area and mismatch [3].

We can work with a concrete example of a differential pair consisting of two MOS transistors. The gates of the input transistors are connected to an insulator (silicon dioxide) and therefore the difference between the gate currents is close to zero; the input offset between the currents of differential MOS transistors is zero as well. However, MOS transistors have poorer transconductance at the same current values compared to bipolar transistors. This is exhibited in worse input offset voltages and common-mode rejection ratio compared to differential pairs built from bipolar transistors [4].

What is more, offset can also be created internally in the operational amplifier with setting a bias point of the given application. For example, in three-stage comparator we can produce a variable voltage at the cascaded output of the first stage of differential pair created with MOS transistors, which occurs due to a slight inequality of source and sink current, thus generating offset at the input. It will therefore have a value approx. A (gain) times lower than the output voltage imbalance.

### 1.1.2 Drift

Offset is a static DC error in a defined moment of the op-amp's function. We can easily measure this quantity, provided the measuring equipment has a sensitivity threshold lower than the offset value itself and thus does not introduce any additional error. In comparison, offset drift is the relationship of change of offset with respect to time (dVos/dt). Operational amplifier's offset properties suffer with varying absolute temperature present across the integrated circuit. Temperature can, in fact, pronounce the already existing mismatch between the transistors. Even though the relationship between absolute temperature and offset cannot be denoted in a simple manner, it is safe to say that temperature has an impact on offset drift. In short, "drift is caused by the cross-sensitivity of some error sources to temperature or time [1]". However, estimating its general precise value is redundant, since there exists a dependence on multiple factors such as topology of the circuit, physical placement of transistors and utilized manufacturing technology. According to Analog Devices, offset drift in opamps used for precise application can attain typically $1-10 \mathrm{uV} / \mathrm{C}$. However, in some cases only the maximal value of the offset drift is provided, which can introduce further ambiguity into an already imprecise operation.

Moreover, offset exhibits another added change with gradual aging in a square root proportion to the age of the opamp. It is difficult to enumerate the aging effect in a precise quantity, and the closest estimate is in the range of $\mathrm{uV} / \mathrm{sqrt}$ (month). Operational amplifiers also suffer from gain drift, which can together with offset and temperature drift appear more than problematic in measuring of temperatures, such as thermocouples [1].

## 2. OFFSET CANCELLATION

Ideally, we want to eliminate all offset inaccuracies from the system. In real word, however, only partial removal of the offset is possible, and even that is effective only up to a certain point, where we enter the territory of ones of uV and encounter noise created not only in our own integrated circuit, but in the whole application as well. Trying to regulate offset beyond this point would be rendered meaningless, since the noise will always interfere with the inputs of operational amplifier, regardless of the imbalance at the output.

### 2.1 Trimming

The most elementary method of correcting offset used in analog integrated circuit design is trimming. From technological point of view, operational amplifiers are built on a silicon wafer, which can be described as a very thin plate of grown semiconductor substrate, upon which we can further build more complex structures. By numerous manufacturing processes, we can achieve that the behavior of such structures becomes comparable to that of transistors, resistors, or capacitors [6]. Texas Instruments present their method where resistors or capacitors on the wafer have bits of them incinerated, which diminishes the total surface area of the thin plate resistor, thus lowering its resistance or capacitance, respectively [7]. This effect is very desirable in various applications striving to achieve extremely high precision, where passive components are used e.g., differential pairs, current mirrors, voltage references, timing operations or resistor networks.

However, destructive trimming works only in one direction, and that is lowering the value of the passive component. In an environment, where the process drifts both ways from a nominal value, this presents a risk where, tentatively, a resistor with already lower than nominal value should appear on a chip. Two-way trimming essentially works based on adding a resistor network on the chip which can be further adjusted by switching its respective parts to ground or short-circuit them.

Furthermore, trimming is a one-time action employed during the assembly process and serves only as an initial calibration. Its main advantages lie in no necessity for additional components or circuit designs and relatively straightforward application. On the other hand, this method heavily manifests itself in prolonging the manufacturing process, since there is a need for repeating this calibration for every chip individually. On top of that, trimming is simply a nonrecurring method of nulling the offset, therefore we do not account for the drift caused by any of the factors previously mentioned. In a practical example, a brand-new component could be potentially exposed to a heavy
thermal stress directly after being installed, rendering it inaccurate for the whole lifetime, with the aging drift further increasing the offset.

### 2.2 Auto-correction

From the brief trimming overview, we can clearly see that there arises a necessity for a dynamic and continuous method of adjusting the offset, with an effort to minimize it during the whole life cycle of the component and allowing for as little impact of external factors as possible. The first concepts of auto-correcting amplifiers were introduced as far back as in 1950s, with the name chopping amplifiers [8]. This concept shall not be confused with the chopper amplifiers used today, as the name is the only remnant of its predecessor. Another source [9] supports the fact, that the name chopping amplifier or chopper-stabilized amplifier was used in the first auto-zeroing topologies. In the very beginning of the thesis, we have defined the offset being practically a DC error, in theory comparable to a DC source connected to one of the operational amplifier's inputs. Based on this knowledge, we can assume that the high frequency band is not affected by the offset while passing through the op-amp and the correction shall occur only in the low frequency/dc signal band.

### 2.2.1 Auto-zeroing method

The pioneering methods of the offset correction by chopping were undeniably ambitious, but due to their shortcomings, many expert engineers were skeptical about the unpredictable behavior they could possibly introduce in their circuits. Hence, the auto-zeroing approach has over time become more favorable method. In fact, chopperstabilized method is in its very core almost identical to the auto-zero method. The only crucial difference is the connection between the wide-band and stabilizer amplifiers, which is in the latter option executed by interconnection through a nulling input rather than a differential input, resulting in a stable zero over much wider frequency band of operation.

Auto-zeroing offset correction works on the concept of self-stabilizing operational amplifiers by sampling and holding their respective offset values at their outputs, which are then used to oppose the offset during their function. The topology resembles the copper-stabilized method with using the amplifying and nulling amplifier, splitting the input signal in two portions. The main principle can be divided into two stages of operation:

- phase A (auto-zero stage),
- phase B (output or amplifying stage).

Phases are flip-flopping between each other in a frequency given by a system clock. Firstly, it is important we notice the arbitrary offset voltages VosA and Vosb at the amplifiers' inputs, symbolized by the DC voltage sources. A significant contribution to V OSB is caused by the charge injection due to the switches mismatch. As a rule of
thumb, the auxiliary amplifier's gain should be at least 50 times smaller than the main amplifier's [1].

In the Phase A, as is denoted in the figure, we configure the switching pairs to close $\Phi_{\mathrm{A}}$ switches and open $\Phi_{\mathrm{B}}$ switches to short the differential inputs of the auxiliary amplifier $\mathrm{A}_{\mathrm{A}}$. Thus, the offset voltage V $\mathrm{V}_{\text {OSA }}$ will be amplified by the internal gain of the opamp $\mathrm{A}_{\mathrm{A}}$ at the output, and the sampling capacitor $\mathrm{C}_{\mathrm{M} 1}$ will be charged accordingly to the corresponding output voltage. What is more, since the output is also connected to null the $\mathrm{A}_{\mathrm{A}}$ op-amp, the output voltage will combat the input offset with the nulling feedback connection with gain $\mathrm{B}_{\mathrm{A}}$. The outcome of this phase is the auxiliary amplifier with theoretically zero offset voltage (in reality, a negligible offset in order of $\mu \mathrm{Vs}$ ) appearing at the output. Looking at the main op-amp $\mathrm{A}_{\mathrm{B}}$, regular differential input signal is passing through and gets compensated by the voltage sampled at $\mathrm{C}_{\mathrm{M} 2}$ (which is during the first iteration of the calibrating process theoretically 0 V , or an unknown value).


Fig. 2.1 Calibration phase of auto-zeroing [10]
Mathematical relations can help us imagine the impact of multiple factors. Time domain expressions for Phase A are as follows:

$$
\begin{equation*}
V_{O A}[t]=A_{A} V_{O S A}[t]-B_{A} V_{O A}[t], \tag{2.1}
\end{equation*}
$$

which can be reduced to

$$
\begin{equation*}
V_{O A}[t]=\frac{A_{A} V_{O S A}[t]}{1+B_{A}} . \tag{2.2}
\end{equation*}
$$

Thus, we can conclude that the nulling voltage of the auxiliary amplifier depends on the internal and nulling gains.

Phase B is when we can finally start using the op-amp for processing the input signal. The inputs of the nulling and main are interconnected together now. Thus, the auxiliary op-amp is still being auto-zeroed by the sampled voltage on $\mathrm{C}_{\mathrm{M} 1}$ capacitor through the nulling pin, therefore we are directly sensing the main amplifier's input offset VOSB, amplifying it with the auxiliary amplifier, and nulling it through the nulling pin $\mathrm{V}_{\mathrm{NB}}$. What is more, the feedback loop of the main amplifier will help to maintain the offset in very near proximity of zero. Capacitor $\mathrm{C}_{\mathrm{M} 2}$ stores the voltage and corrects the offset during the next iteration of calibrating Phase A. The capacitors do not have to be in fact external, as Miller capacitances can be effectively used instead [9].


Fig. 2.2 Nulling phase of auto-zeroing [10]
The main op-amp input offset can be denoted as

$$
\begin{equation*}
V_{I N}=\left(V_{I N+}-V_{I N-}\right) . \tag{2.3}
\end{equation*}
$$

Therefore, the auxiliary amplifier's output is

$$
\begin{equation*}
V_{O A}[t]=A_{A}\left(V_{I N}[t]-V_{O S A}[t]\right)-B_{A} V_{N A}[t] . \tag{2.4}
\end{equation*}
$$

Capacitor $\mathrm{C}_{\mathrm{M} 1}$ cannot be discharged and voltage $\mathrm{V}_{\mathrm{NA}}$ is equal to value of $\mathrm{V}_{\mathrm{OA}}$ in the moment when the phases were switched. If the switching period is denoted as ts and the duty phase cycle of the switching clock is $50 \%$, we can express the nulling amp's voltage followingly:

$$
\begin{equation*}
V_{N A}[t]=V_{N A}\left[t-\frac{1}{2} t_{S}\right] . \tag{2.5}
\end{equation*}
$$

To simplify the equations, we can assume that the offset is virtually static, when compared to the autozero clock frequency; we have already established at what rate offset drifts. Followingly, combining the previous equations, we arrive at

$$
\begin{equation*}
V_{O A}[t]=A_{A}\left(V_{I N}[t]+\frac{V_{O S A}}{1+B_{A}}\right) . \tag{2.6}
\end{equation*}
$$

As we can see, the auxiliary amplifier greatly reduces its own offset with the nulling input gain. Finally, we can describe the output of the main amplifier:

$$
\begin{equation*}
V_{\text {OUT }}[t]=A_{B}\left(V_{I N}[t]+V_{\text {OSB }}\right)+B_{B} V_{N B} . \tag{2.7}
\end{equation*}
$$

Since $V_{O A}=V_{N B}$ during the Phase $B$, we can establish

$$
\begin{equation*}
V_{\text {OUT }}[t]=A_{B} V_{I N}[t]+A_{B} V_{\text {OSB }}+B_{B}\left[A_{A}\left(\left(V_{I N}[t]+\frac{V_{\text {OSB }}}{1+B_{A}}\right)\right] .\right. \tag{2.8}
\end{equation*}
$$

In case of the described op-amps AD855x, the architecture is designed so that $A_{A}=$ $\mathrm{A}_{\mathrm{B}} ; \mathrm{B}_{\mathrm{A}}=\mathrm{B}_{\mathrm{B}} ; \mathrm{B}_{\mathrm{A}} \gg 1$ and $\mathrm{A}_{\mathrm{A}} \mathrm{B}_{\mathrm{B}} \gg \mathrm{A}_{\mathrm{B}}$. This allows us to simplify the equation to the following form:

$$
\begin{equation*}
V_{\text {OUT }}[t] \approx V_{I N}[t] A_{A} B_{A}+A_{A}\left(V_{\text {OSA }}+V_{\text {OSB }}\right) . \tag{2.9}
\end{equation*}
$$

We can notice that the product of output and nulling gains of the auxiliary opamp creates a very high open-loop gain in the topology. To relate the gain and the inherent offset, we can start with a generic amplification equation

$$
\begin{equation*}
V_{\text {OUT }}=k \times\left(V_{I N}+V_{O S}\right) . \tag{2.10}
\end{equation*}
$$

Adding this term to the previous equation results in

$$
\begin{equation*}
V_{\text {OUT }}[t] \approx V_{I N}[t] A_{A} B_{A}+A_{A} B_{A} V_{\text {OS }} \tag{2.11}
\end{equation*}
$$

and after minor changes it becomes apparent that

$$
\begin{equation*}
V_{O S} \approx \frac{V_{O S A}+V_{O S B}}{B_{A}} . \tag{2.12}
\end{equation*}
$$

To summarize the mathematical explanation of the topology, we can clearly state that the total offset is, in the specific case of Analog Devices 855x series autozero opamps, highly dependent on the gain of the auxiliary op-amp. What is more, with the rising gain of this stage, the input offset is decreasing due to the feedback loop. Autozeroing is a discrete-time operation since half of the clock cycle is used for calibrating the system, which perfectly matches with switched capacitors circuitry [1]. As was said previously, this method employs sampling and therefore is prone to noise interference and noise folding. "Noise bandwidth is determined by the time constant of the system is usually chosen to be larger than the auto-zeroing frequency, so that the under-sampled noise folds back to DC, increasing the noise PSD at the baseband [1]." The noise folding itself is created by undersampling of the system, it essentially means that we are
increasing the noise power. A very interesting observation can be made; low-frequency noise without auto-zeroing is mostly consisting of $1 / \mathrm{f}$ noise, while with auto-zeroing, the white noise from high frequencies starts to dominate the low-frequency signal [1].

### 2.2.2 Chopping method

The earlier and simpler method, chopping "used switched ac coupling of the input signal and synchronous demodulation of the ac signal to re-establish the dc signal at the output. These amplifiers had limited bandwidth and required post-filtering to remove the large ripple voltages generated by the chopping action [8]." The term 'chopping' has been adopted due to the chopping away from the dc signal (by switching it), thus modulating it into an ac signal [9]. However, since the limitation of the input signal frequency bandwidth was especially unpleasant, a method of chopper-stabilized amplifier was introduced, which greatly improved on this characteristic. Fundamentally, the principle lies in first dividing the incoming signal into two portions of the input frequency band, one portion consisting of high frequencies and the other comprising low frequencies and DC. The AC signal follows a straight path through the main opamp, while the dc portion passes through the stabilizing op-amp first and then connects to the main op-amp non-inverting terminal, finally creating an inverted output. This topology therefore used the chopper only as an auxiliary amplifier in contrast to the first method, where it was used as the sole component. While achieving satisfying results, employing chopper-stabilized method of nulling the offset was not deficient in its own problems and imperfections [9]. First and foremost, the 'chopping' switches would introduce their own, not negligible noise into the system while switching at high frequencies. "It also causes intermodulation distortion (IMD), which looks like aliasing between the clock signal and the input signal, producing error signals at the sum and difference frequencies [8]." Another one of their faults were voltage spikes at the output, that were still present despite filtering, rendering them almost unusable for high frequency applications. On top of that, switches also could present a potential source of dc offset themselves.

As we have already established, using the chopper method is based on the principle of up-modulating the offset (a DC signal) onto the AC signal, whose frequency is out of the amplifier's bandwidth, and followingly demodulating the offset- and $1 / \mathrm{f}$ noise-free signal back into the DC plane. Essentially, the chopping operation is done by two pairs of switches working at the same switching frequency with opposite polarity, which results in switching the op-amp's inputs polarity being swapped every T/2 seconds. It is necessary to mention that there is a need for a low-pass filter at the output stage of every chopping-based method to filter out chopper ripples, the up-modulated offset and noise peaks [1].

The most fundamental approach is basic chopping amplifier, which is using a single operational amplifier with the switching pairs connected to its input and output stage. The topology is simple; the input chopping $\left(\mathrm{CH}_{\text {in }}\right)$ moves the input signal to the odd harmonic of the chopping frequency $\mathrm{f}_{\mathrm{CHOP}}$, stage $\mathrm{G}_{\mathrm{m} 1}$ amplifies the signal and the output chopping ( $\mathrm{CH}_{\text {out }}$ ) up-modulates the offset and $1 / \mathrm{f}$ noise to the odd harmonic of $\mathrm{f}_{\mathrm{CHOP}}$ too, while bringing the "corrected" portion of signal down to DC. The gain of this chopping method is equal to $\mathrm{G}_{\mathrm{m} 1}$ gain at frequency $\mathrm{f}_{\mathrm{CHOP}}$, which is a significant decrease compared to the original DC gain. On the other hand, the offset is modulated by the DC gain of $\mathrm{G}_{\mathrm{m} 1}$.


Fig. 2.3 Up-modulation of the offset [1]

To maximize the effective gain of this topology, the chopping frequency should ideally be around 3 dB bandwidth of the amplification stage.

However, a more effective result can be achieved by adding one or more stages to the topology to increase gain, one of the examples is by simply adding another stage after the $\mathrm{CH}_{\text {out }}$, multiplying the original lower gain by the DC gain of the newly added stage. The additional stages do not introduce any additional noise that will interfere with the operation, as the main source of noise is the input chopper. The origin of the noise is the switches' on-resistance, however, connecting the choppers to high-impedance nodes diminishes it greatly [1]. Already mentioned chopper ripple at the output is filtered by Miller compensation capacities in one or more stages and manifests itself as a triangular ripple with a peak-to-peak amplitude of

$$
\begin{equation*}
V_{\text {ripple }}=\frac{V_{o s} \times G_{m}}{2 C_{M} \times f_{C H}} . \tag{2.13}
\end{equation*}
$$

We can deduct from the equation that the output ripple can be suppressed by using higher compensation capacities, higher chopping frequency or by lowering the stage
gain. Compared to auto-zeroing, chopping method is clearly inferior in this aspect of introducing a new portion of signal to the output, where it needs to be filtered. On the other hand, one of chopping's major advantages is in its almost noise-free design, where it does not increase the noise present in the system, unlike auto-zeroing.

### 2.2.3 Chopper-stabilized method

This kind of processing is used even in modern low-offset operational amplifiers on the market. The signal processed with this technique is split into two bands - high frequency and low frequency paths. High frequency path (HFP) has wider signal bandwidth, whereas low frequency path operates with a narrow bandwidth, higher DC gain and lower offset.


Fig. 2.4 Chopper-stabilized offset reduction topology [1]
The most important factors in this topology are sufficiently high gain of the LFP path and a negative feedback loop in the HFP path. The operation of the offset regulation is then following. Firstly, the input offset of the LFP path is constantly being removed (or up-modulated) by chopping. The input voltage offset difference is amplified by the HFP path and sent back to its input, which is also the LFP path's input. Finally, the LFP amplifying stage, due to its high gain, regulates the offset at the output of the circuit. Total residual offset can be explained as [1]

$$
\begin{equation*}
V_{O S}=\frac{V_{O S 1} \times A_{1}}{A_{2} \times A_{3}} . \tag{2.14}
\end{equation*}
$$

The necessity for a high gain of the LFP is apparent from the formula. Moreover, the $1 / \mathrm{f}$ noise is removed with chopper-stabilized technique in the same manner as the offset. Major improvement from the more primitive chopping method is significantly broadening the bandwidth of the operational amplifier while keeping the gain high. On the other hand, this topology has a higher power consumption since there is need for
supplying two or more amplifiers. Separating the signal into two paths also decreases the power efficiency of the circuit. To keep the LFP's bandwidth narrow, we use a lowpass filter. In terms of layout, we might come into complications while designing the filter, as it may take a sizable area of the die, which is resulting in the unfavorable increase of the chip size [1].

## 3. OPERATIONAL AMPLIFIER DESIGN

In the previous chapter, we describe basic topologies that employ chopping as a means of regulating the input offset of an operational amplifier. From there we can claim that the topology consists of three crucial parts:

- operational amplifier,
- switches,
- low-pass filter.

Each of the parts plays an undeniably important role, which greatly affects the overall result of the design, therefore, it is important that we look at specific challenges which arise with the design of the individual parts and how they influence one another.

### 3.1 Introduction

Operational amplifier is a component, which has been used in electronics since its first introduction to the public in the late 1960's. Most frequently it serves as a differentialinput single-ended output amplifying stage, however, the applications for it are numerous; an op-amp can perform mathematical operations, work as a voltage follower, comparator, or Schmitt trigger. Nowadays, it is the elementary building block for analog integrated circuits.

An ideal model of an operational amplifier has following parameters [12]:

- Infinite open-loop gain $\mathrm{A}_{\mathrm{v}} \rightarrow \infty \mathrm{dB}$
- Infinite input resistance $\mathrm{R}_{\text {in }} \rightarrow \infty \Omega$
- Zero output resistance $\mathrm{R}_{\text {out }}=0 \Omega$
- Zero differential voltage (offset) at the input $\mathrm{V}_{\text {diff }}=0 \mathrm{~V}$
- No current flows into the operational amplifier $\mathrm{I}_{\mathrm{in}}=0 \mathrm{~A}$
- Unity gain frequency $\rightarrow \infty \mathrm{Hz}$


### 3.2 Small-signal model

An operational amplifier is built from numerous CMOS transistors and thus, it is important to begin with a small-signal model of a unipolar transistor.


Fig. 3.1 Small-signal model of a MOSFET [11]
The applied input voltage between the gate and source terminals is amplified by the transistor's internal transconductance gm and controls the current $\mathrm{I}_{\mathrm{D}}$ between the drain and source i.e., the output resistance $r_{D S}$ of the transistor is dependent on $V_{G S}$. No current flows between gate and source terminals. To proceed with the opamp design, we must know the basic equations for calculating the operation point of the transistor and biasing it into the saturation region, thus fulfilling the requirement $V_{D S} \geq V_{G S}-V_{T H}$ [13] [14].

Saturation current $I_{D}$ can be denoted as:

$$
\begin{equation*}
I_{D}=\frac{1}{2} K_{P} \frac{W}{L}\left(V_{G S}-V_{T H}\right)^{2}, \tag{3.1}
\end{equation*}
$$

where:

- $K_{P}$ is the transconductance technological parameter,
- W is the width of the transistor's channel,
- L is the length of the transistor's channel,
- $\mathrm{V}_{\mathrm{GS}}$ is the voltage between gate and source,
- $\quad \mathrm{V}_{\mathrm{TH}}$ is the threshold voltage of the transistor.

Another important parameter of a transistor is its transconductance gm, which denotes the change of saturation current ID depending on the input voltage VGS while VDS is constant.

$$
\begin{equation*}
g_{m}=\sqrt{2 I_{D} K_{P} \frac{W}{L}} \tag{3.2}
\end{equation*}
$$

### 3.3 Current mirror

Current mirror is a basic building block in analogue circuits. Most commonly, they are used as a source of constant current or as a replacement of resistors in form of active load for amplifiers. A simple current mirror (Fig 3.1) consists of two identical transistors that are in saturation mode.


Fig. 3.2 Current mirror principle [17]

Through the transistor Q1, which is in a diode connection, flows referential current $\mathrm{I}_{\mathrm{REF}}$. The current sets a given $\mathrm{V}_{\mathrm{GS}}$, which also appears at the gate of the transistor Q2. Thus, both transistors are biased in the same operating point for which following equation applies:

$$
\begin{equation*}
\frac{I_{B I A S}}{I_{R E F}}=\frac{\left(\frac{W}{L}\right)_{Q 2}}{\left(\frac{W}{L}\right)_{Q 1}} \tag{3.3}
\end{equation*}
$$

The main advantage of this connection is relatively high accuracy of current mirroring with using just two transistors. As is apparent from the formula, we can create various multiples of the referential current by using different $\mathrm{W} / \mathrm{L}$ ratios in the mirroring transistors. Another advantage is the broad output voltage range, which is only limited by the saturation voltage of transistor Q2. However, basic current mirror can lack in the output resistance

$$
\begin{equation*}
r_{o}=\frac{1}{I_{B I A S} \times \lambda} \tag{3.4}
\end{equation*}
$$

For this reason, we use more complex structures, such as cascoded connections [14].

### 3.4 Differential pair

Differential pair is a building block which allows for amplification of the difference between two input signals while suppressing the common portion of their signals. The topology (Fig 3.2) consists of two transistors $\mathrm{M}_{\mathrm{DP}}$ and $\mathrm{M}_{\mathrm{DP}}$, which have their source electrodes shorted and connected to drain of transistor $\mathrm{M}_{\text {TAIL }}$, that serves as a biasing current source. Drains of $\mathrm{M}_{\mathrm{DP}}$ and $\mathrm{M}_{\mathrm{DP}}$, are connected to the active load created by top transistors ( $\mathrm{M}_{\mathrm{Pl}}, \mathrm{M}_{\mathrm{P}^{1}}$ ), resulting in high output resistance and therefore also high gain of the amplifying stage. If we consider that $\mathrm{V}_{\mathrm{GS}}$ of both input transistors is the same, the currents flowing through each transistor is calculated by Kirchoff's law accordingly,

$$
\begin{equation*}
I_{T A I L}=I_{M D P}+I_{M D P}, \tag{3.5}
\end{equation*}
$$



Fig. 3.3 Differential pair with active load [18]
If we increase the input voltage of $\mathrm{M}_{\mathrm{DP}}$, the current flowing through the transistor increases too. However, the biasing tail current remains constant, therefore the current $\mathrm{I}_{\mathrm{MDP}}$ ' must decrease, according to the formula 3.x and the transistor is closing. Since $\mathrm{I}_{\text {MDP }}$ flows also through the active load, and by increasing it, the voltage $\mathrm{V}_{\mathrm{GSP}, \mathrm{P}}$, also increases. Finally, this achieves that the transistor $\mathrm{M}_{\mathrm{P} 1}$ ' opens and the current $\mathrm{I}_{\mathrm{MDP}}$, is once again increased [14]. The total gain of the stage is

$$
\begin{equation*}
A_{V}=g_{m}\left(r_{D S P_{1}, \|} \| r_{D S D P \prime}\right) \tag{3.6}
\end{equation*}
$$

### 3.5 Operational amplifier basic parameters

The aim is to design such an amplifier, which achieves the parameters as close as the ideal ones, although it is impossible.

## Open-loop gain (Av)

Denotes the amplification of different potentials at the op amp's input with no feedback.

$$
\begin{gather*}
A_{V}=\frac{V_{\text {OUT }}}{V_{I N}},  \tag{3.7}\\
A_{V}=20 \times \log _{10} \frac{V_{\text {OUT }}}{V_{I N}}[d B] . \tag{3.8}
\end{gather*}
$$

## Unity gain frequency ( $\mathbf{f}_{\mathrm{T}}$ )

Denotes the frequency at which the total amplification of the amplifier in feedback loop is equal to $1(0 \mathrm{~dB})$ [15].

## Slew rate (SR)

Denotes the maximum rate of output voltage change per time unit. It is mostly affected by compensating capacitances or parasitic capacitances of the transistors [14].

## Phase margin (PM)

Denotes the absolute value of phase shift of the feedback loop at unity gain frequency.

$$
\begin{equation*}
P M=180^{\circ}-\Phi, \tag{3.9}
\end{equation*}
$$

where $\Phi$ is phase shift at $\mathrm{f}_{\mathrm{T}}$.

## Common-mode rejection ratio (CMRR)

Denotes the ability of the operational amplifier to suppress the common-mode signals at the input. It is expressed as ratio of differential and common-mode gain

$$
\begin{equation*}
C M R R=20 \times \log _{10} \frac{A_{V}}{A_{c m}}[d B], \tag{3.10}
\end{equation*}
$$

where $\mathrm{A}_{\mathrm{CM}}$ is common-mode gain.

## Power supply rejection ratio (PSRR)

Denotes the ability of the operational amplifier to suppress the voltage changes (noise) of the power supply from appearing at the output. It is expressed in a similar fashion to CMRR (equation 3.10).

## 4. CHOPPER OPERATIONAL AMPLIFIER DESIGN

The design developed for this chopping application is a two-stage operational amplifier consisting of a differential input stage with cascoded amplifying stage. The op-amp is internally self-regulating with a feedback loop using a differential stage, which will be elaborated upon later.

### 4.1 Requirements

The operational amplifier is an experimental design which can be subject to changes as we proceed further because the surrounding blocks will affect the behaviour of the opamp itself. Most importantly, the resistive and capacitive load of the output filter is not yet known, but for experimental purpose, the minimal gain bandwidth of the op-amp was determined according to proposed chopping frequency. In the same manner, a value of the capacitive load was given to serve as substitution for a low pass filter, which will be elaborated upon later. Thus, the initial requirements were not highly demanding:

- Open loop gain $\mathrm{Av}_{\mathrm{v}}>60 \mathrm{~dB}$
- GBW > 500 kHz
- Load capacitance $\mathrm{C}_{\mathrm{L}}=4 \mathrm{pF}$
- Phase margin $>60^{\circ}$
- Asymmetrical 5.2 V supply voltage

CMOS transistors with 250 nm technology were used for the designing of this operational amplifier. The typical values of the transistors are as follows:

Table 4.1 Typical parameters of transistors used for design

| Parameter | NMOS | PMOS |
| :---: | :---: | :---: |
| $K_{P}$ for low $V_{\text {dS }}(0.1 V)\left[\mu \mathbf{A} / \mathrm{V}^{2}\right]$ | 130 | 35.4 |
| $K_{P}$ for high $\mathrm{V}_{\mathrm{DS}}(2 \mathrm{~V})\left[\mu \mathrm{A} / \mathrm{V}^{2}\right]$ | 37.9 | 13 |
| $\lambda\left(@ V_{\text {dS }}=-2 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=\mathbf{- 1 . 5 V}, \mathrm{V}_{\text {bS }}=0 \mathrm{~V}\right)$ | 0.04 | 0.06 |
| Vth (@ Vds $=\mathbf{- 0 . 1 V}$ ) | 0.792 | -0.874 |

### 4.2 Biasing circuit

The first step of designing an op-amp is determining and setting the current flowing through the branches. Therefore, we create a simplified biasing circuit consisting of an ideal current source and current mirrors. With using a ratio between input and output part of the current mirror, we can create biasing currents which can be used for biasing our op-amp stages. The value of the current provided by the ideal current source is set to $10 \mu \mathrm{~A}$. In current mirroring, it is a good practice to use a lengthy channel of transistor to
minimize the mismatch of $V_{D S}$ voltages caused by the slope of the $\frac{d V_{G S}}{d V_{D S}}$ curve after the transistor is saturated (value of $\lambda$ ). The output resistance and noise characteristics are improved as well [16]. Thus, the width and length of the biasing transistor have been chosen arbitrarily to put the transistor in saturation and in a way that also allows easy division in the mirroring.

$$
\begin{equation*}
V_{D S, \text { sat } M 1}=\sqrt{\frac{2 I_{D}}{K_{P} \frac{W}{L}}}=\sqrt{\frac{2 \times 10 \times 10^{-6}}{35.4 \times 10^{-6} \times \frac{32}{6}}} \cong 0.1 \mathrm{~V} \tag{4.1}
\end{equation*}
$$

The current is then mirrored in three branches in the ratio $2: 1$, creating a $5 \mu \mathrm{~A}$ current. Thus, the width of the transistors M1, M2 and M3 is half of the current source transistor M1.

Lower transistors (M4-M6) fulfil the function of setting a precise $\mathrm{V}_{\mathrm{DS}}$ voltage for the operation of the upper, mirroring transistors, which improves the accuracy of the mirror. In this case, it is not necessary to make the length of the transistors gate longer, however, the transconductance of the transistors must be high enough to be able to conduct the maximum $5 \mu \mathrm{~A}$ current in the branch.

$$
\begin{equation*}
g_{m}=\frac{2 I_{D}}{V_{D S, s a t}}=\frac{2 \times 10 \times 10^{-6}}{0.2}=1 \times 10^{-4}=100 \mu S . \tag{4.2}
\end{equation*}
$$

By choosing values and optimizing with simulation, we arrive at the ideal W/L ratio,

$$
\begin{gather*}
g_{m}=\sqrt{2 I_{D} \times K_{P} \times \frac{W}{L}} \\
g_{m}=\sqrt{2 \times 10 \times 10^{-6} \times 35.4 \times 10^{-6} \times \frac{32}{0.8}}=168 \mu S \tag{4.3}
\end{gather*}
$$

In similar fashion, dimensions of M4 and M6 were obtained.
The $\mathrm{V}_{\mathrm{GS}}$ voltage created at the gates keeps the lower transistors at a $\mathrm{V}_{\mathrm{DS}}$ that does not cut the upper transistors off the saturation mode.

$$
\begin{gather*}
\left(V_{G S, p \text { bias }}-V_{T H}\right)^{2}=\sqrt{\frac{2 I_{D}}{K_{P} \frac{W}{L}}}=\sqrt{\frac{2 \times 10 \times 10^{-6}}{35.4 \times 10^{-6} \times \frac{32}{6}}} \cong 0.1 \mathrm{~V},  \tag{4.4}\\
\left(V_{G S, p b i a s}+0.874\right) \cong-0.326 \mathrm{~V} \\
V_{G S, p b i a s}=-1.19 \mathrm{~V}
\end{gather*}
$$

Table 4.2 Transistor sizes in biasing circuit

| Transistor | W/L $[-]$ | $\mathbf{W}[\boldsymbol{\mu m}]$ | $\mathbf{L}[\boldsymbol{\mu m}]$ |
| :--- | :--- | :--- | :--- |
| M1 | 5.33 | 32 | 6 |
| M2, M3 | 2.66 | 16 | 6 |
| M6 | 40 | 32 | 0.8 |
| M4, M5 | 20 | 16 | 0.8 |
| M7 | 4.1 | 30.4 | 7.4 |
| M8 | 0.34 | 5 | 15 |



Fig. 4.1 Biasing circuit design

### 4.3 Differential input stage

For the transistors of the differential pair we choose dimensions as follows. Good practice in analogue design is to keep the channel length at least three times higher than the minimum length possible in the used technology process $L_{\text {min }}=3 \times 600 \mathrm{~nm}=$ $1,8 \mu \mathrm{~m}$ for standard maximum Gate voltage ratings [13]. To increase the output resistance of the differential pair further, we chose the channel length to be $7 \mu \mathrm{~m}$. For a given GBW and $C_{L}$ we can calculate the minimum transconductance of the differential pair.

$$
\begin{gather*}
g_{m 1}>G B W \times 2 \pi C_{L} \\
g_{m 1}>500 \times 10^{3} \times 2 \pi \times 4 \times 10^{-12}  \tag{4.5}\\
g_{m 1}>12.57 \mu S
\end{gather*}
$$

Tail current for the differential pair is 10 uA , based on mirroring the current source from biasing circuit in ratio 1:1. Transcoductance is calculated in 4.5 to be at least 12.5 , and the chosen gm is set to be around two times of this value due to increasing gain and ensuring that the manufacturing process will not affect our minimum gain bandwidth. In order to achieve arbitrary gm of approximately $25 \mu \mathrm{~S}$, we calculate W followingly:

$$
\begin{gather*}
\frac{W}{L}=\frac{g_{m}{ }^{2}}{2 I_{D} \times K_{P}}=\frac{\left(25 \times 10^{-6}\right)^{2}}{2 \times 5 \times 10^{-6} \times 13 \times 10^{-6}}=4.8,  \tag{4.6}\\
W=4.8 \times 7 \times 10^{-6} \cong 33.7 \mu \mathrm{~m} .
\end{gather*}
$$

The width has then been optimized based on the best simulation results. The output impedance of the differential stage can be calculated followingly:

$$
\begin{equation*}
r_{o}=\frac{1}{I_{D} \times \lambda}=\frac{1}{10 \times 10^{-6} \times 0.06} \cong 16.67 M \Omega . \tag{4.7}
\end{equation*}
$$

The differential pair has a defined tail current of $10 \mu \mathrm{~A}$ by mirroring the current created in the biasing circuit (M1) with the transistor M9, therefore their channel dimensions must be the same. Transistor M19 is maintaining a constant voltage room for the top transistor.

Table 4.3 Transistor sizes in differential input stage

| Transistor | W/L $[-]$ | W $[\boldsymbol{\mu m}]$ | $\mathbf{L}[\boldsymbol{\mu m}]$ |
| :--- | :--- | :--- | :--- |
| M22, M23 | 5.86 | 41 | 7 |
| M9 | 1.33 | 8 | 6 |
| M19 | 40 | 32 | 0.8 |

### 4.4 Folded cascode

Top pair of transistors (M10, M11) serve as the two current sources which share the bias voltage from the biasing block. The width of their channels is half to deliver halved value of the original current source.

From the formula used in equation 4.2, we can calculate that the $g_{m}$ of the pair of transistors M26 and M27 should be at least $50 \mu \mathrm{~S}$. The dimensions were therefore chosen to create two times higher transconductance, in case of all the current flowing
through the one branch and that the $\mathrm{V}_{\mathrm{GS}}$ change is small enough not to push cascoded transistors M10, M11, M30 and M31 to linear region.

$$
\begin{gather*}
g_{m}=\sqrt{2 I_{D} \times K_{P} \times \frac{W}{L}}=\sqrt{2 \times 5 \times 10^{-6} \times 35.4 \times 10^{-6} \times \frac{32}{1}}  \tag{4.8}\\
g_{m}=106.43 \mu S .
\end{gather*}
$$

Their transconductance is relatively high, because it manifests itself the most in the total gain of the cascode.

Bottom transistors M30 and M31 of the cascode must be able to sink current flowing both from the differential stage and the top cascode current source,

$$
\begin{equation*}
I_{D}=I_{D, d i f f}+I_{D, c a s c}=15 \mu A \tag{4.9}
\end{equation*}
$$

The transistors are biased by another differential pair's output, which senses the differential voltage at the output of the cascode and sets a common mode output voltage.

Table 4.4 Transistor sizes in folded cascode amplifying stage

| Transistor | W/L $[-]$ | W $[\boldsymbol{\mu m}]$ | $\mathbf{L}[\boldsymbol{\mu} \mathbf{m}]$ |
| :--- | :--- | :--- | :--- |
| M10, M11 | 4 | 24 | 6 |
| M26, M27 | 32 | 32 | 1 |
| M30, M31 | 8.2 | 60.8 | 7.4 |

### 4.5 Differential biasing feedback pair

We have established in the previous subchapter that the bottom transistors of folded cascode need low $\mathrm{V}_{\text {GS }}$ of approx. 1 V . The output of the differential pair has the same voltage, as it is shorted with their gates.

This stage only serves the purpose of keeping the common mode cascode output voltage at around $\mathrm{V}_{\mathrm{dd}} / 2=2.6 \mathrm{~V}$. Thus, the $\mathrm{V}_{\mathrm{GS}}$ of the transistor M24 and M25 is calculated

$$
\begin{equation*}
V_{G S}=2.6-1 \cong 1.6 \mathrm{~V} \tag{4.10}
\end{equation*}
$$

The tail current of $5 \mu \mathrm{~A}$ is set by the current source M32 and the $\mathrm{g}_{\mathrm{m}}$ of M24 and M25 can be defined. It is important to remember that this stage is not used as an
amplifier, hence we choose low W/L ratio to keep the transconductance and gain low and $V_{G S}$ high enough to keep our desired value.

Based on the formula used in equation 4.2, the transconductance of the transistors in differential pair is

$$
\begin{equation*}
g_{m}=\sqrt{2 \times 5 \times 10^{-6} \times 37.9 \times 10^{-6} \times \frac{0.6}{4}}=5.33 \mu S \tag{4.11}
\end{equation*}
$$

Table 4.5 Transistor sizes in differential biasing feedback stage

| Transistor | W/L $[-]$ | $\mathbf{W}[\boldsymbol{\mu m}]$ | $\mathbf{L}[\boldsymbol{\mu m}]$ |
| :--- | :--- | :--- | :--- |
| M24, M25 | 1.5 | 0.6 | 0.4 |
| M27 | 4.1 | 30.4 | 7.4 |



Fig. 4.2 Operational amplifier design

### 4.6 Charge injection compensation in switches

The final offset of the regulating amplifier depends mainly on the charge injection asymmetry and clock feed-through [1]. There exist multiple methods on how to limit these two effects, which are caused by the switches. First of the methods is using dummy switches, which compensate the charge injection of the main switches by using a complementary signal to the one used by choppers. The lower the mismatch between the injections of main and dummy switches, the more effective is the charge injection
"sinking"; ideally, we would want to achieve an equal distribution of charge between the source and drain of the main switch, which is impossible, and thus this approach is not an attractive one. A more advanced method is to use complementary switches, where NMOS and PMOS opposite polarity charge carriers work against each other resulting in recombination. The downside to this technique is that it can effectively work only in the range of the input signal being the half of the supply voltage. Using a fully differential circuit, we can avoid most of the previous complications, as the manifested mismatch in charge injection only appears at the common voltage output. It has been observed that with this method, we can reduce the residual chopping offset by at least tenfold [1].

### 4.7 Chopping switches

Switches fulfil the main function of the chopping introduced in the system interchanging the input and output branches of the op-amp. Their function is also to modulate the offset from DC to certain harmonics based on switching frequency. The choice for the switches is based on the basic rules of analog design; choosing MOS transistors with smallest width and length possible in the technological process used for this thesis gives us the smallest parasitic capacitances of the transistors, which is beneficial both for increasing the switching speed and keeping the charge injection and clock feedthrough as low as possible. The topology for switches is transmission gate, a parallel connection of N-type and P-type transistors controlled with complementary clocks which enables us to efficiently switch a wide voltage range.

There exist multiple options for positioning the switches in chopping amplifiers, depending on the desired functionality. The position we have chosen is at the input of the differential pair and at the cascode differential output. This configuration does not allow for a wide swing at the output, but the local feedback differential pair creating a common voltage for the cascode in the main op-amp is already limiting the swing of Vout, thus there is no need to be concerned with this disadvantage. The switch placed directly at the output can cause charge injection, as will become apparent later.


Fig. 4.3 Internal connection of chopper switch

Table 4.6 Transistor sizes in chopper switches

| Transistor | W/L $[-]$ | W $[\mu \mathrm{m}]$ | $\mathbf{L}[\mu \mathrm{m}]$ |
| :--- | :--- | :--- | :--- |
| M1-M8 | 1 | 0.6 | 0.6 |

### 4.8 Output filter design

The output signal of the operational amplifier with the chopping operation applied results in a triangular wave superimposed on the common mode voltage which is approximately $\mathrm{V}_{\mathrm{DD}} / 2$. Granted, in case of no input offset, only spikes introduced by chopper switches will be added to the output signal.

Therefore, there is a need for an output filter to demodulate the output of the op-amp (filter out the modulated offset altered by chopping) and further attenuate the ripple and filter out the spikes from the output signal. Most important to notice are capacitances inside the op-amp; we use capacitor C1 with R1 to set up a bandwidth of the filter and another added capacitance is a Miller capacitor C5 between the two gain stages of the filter further lowering the gain bandwidth and stabilizes the system.


Fig. 4.4 Active low-pass filter design

Table 4.7 Transistor sizes in active low-pass filter

| Transistor | W/L $[-]$ | W $[\boldsymbol{\mu} \mathbf{m}]$ | L $[\boldsymbol{\mu} \mathbf{m}]$ |
| :--- | :--- | :--- | :--- |
| M12 | 0.67 | 4 | 6 |
| M15 | 5 | 4 | 0.8 |
| M20, M21 | 5.86 | 41 | 7 |
| M16 | 0.5 | 6 | 12 |
| M13, M14 | 2.67 | 16 | 6 |
| M17, M18, M28, M29 | 32 | 32 | 1 |
| M33, M34, M35 | 2.05 | 15.2 | 7.4 |

Table 4.8 Component values in active low-pass filter

| Component | Value |
| :--- | :--- |
| C1 | 20 pF |
| C2 | 8 pF |
| C5 | 4 pF |
| R1 | $1 \mathrm{M} \Omega$ |

### 4.9 System topology

In the figure 4.4 we can see the principial idea of the system's topology. The configuration consists of the main op-amp (gm1) with offset being chopped by the switches on its differential inputs and outputs and followingly filtered by an active lowpass filter (gm2).


Fig. 4.5 Simplified diagram of the system

The output signal should ideally be offset-free; however, the offset will only be suppressed to a certain extent. Individual stages have been designed with certain requirements for the system's functionality. The choice of chopping frequency is mainly dependent on finding the balance of being higher than the system's bandwidth and achieving an adequate attenuation by the low-pass filter (gm2). It also must be as low as possible to limit the charge injection to the circuit. Another requirement for choosing a chopping frequency is to be higher than the corner frequency of $1 / \mathrm{f}$ noise, which in our case $\mathrm{f}_{\mathrm{c}} \approx 10 \mathrm{kHz}$. Thus, a chopping frequency of 700 kHz has been chosen. The operational amplifier is using a differential input stage and followed by folded cascode with load capacitances $\mathrm{C} 3, \mathrm{C} 4$ of 5 pF to limit the slew rate of the gm1 stage and further limits the system's bandwidth.

The design choice for gm 2 stage is an active low pass filter built upon a similar topology which was used for gm1 stage of the system, with several changes which creates a possibility to enclose the feedback loop or to drive another connected circuitry. The dimensions for the transistors were derived in a similar fashion and the folded cascode output is single ended. Filter must have high enough DC gain for biasing the main op-amp to the referential voltage in voltage follower configuration and the attenuation at the chopping frequency must be sufficient to suppress the amplified offset. R1 and C1 create the low-pass filter at gm2 stage with a given gain and cut-off frequency. C 2 at the output is smoothing the residual offset ripple. By subsequential simulations, the parameters of the surrounding components have been adjusted to provide the best results while taking the final area taken by the circuit on the chip into
consideration. This is also the main limitation in the resulting offset suppression; increasing attenuation of the filter to lower residual offset takes bigger area as a tradeoff.

With the addition of the filter, the DC gain of the whole system naturally rises, which creates higher requirement for stability. Firstly, the current $\mathrm{I}_{\mathrm{D}}$ used in gm1 had to be decreased from the original $10 \mu \mathrm{~A}$ used in calculations to new value of $2.5 \mu \mathrm{~A}$, altering the frequency response of the main operational amplifier, lowering the gain of both amplifying and filtering stages. This affects the calculated values and transistor dimensions provided in chapter 4. The change also decreased slew rate (equation 4.13) that means lower triangular wave's magnitude, which then requires lower attenuation from the filter at the chopping frequency. The DC gain of gm1 stage has been chosen so that it amplifies the offset with sufficient gain of 59 dB .

$$
\begin{equation*}
\mathrm{SR}=\frac{I_{D}}{C}=\frac{2.5 \mu A}{5 p F}=0.5 \mathrm{~V} / \mu \mathrm{s} . \tag{4.12}
\end{equation*}
$$

## 5.SIMULATIONS

The performance of the designed chopped operational amplifier can be verified by simulations done in Cadence Virtuoso environment.

### 5.1 Frequency analysis

Frequency analysis is an essential simulation determining operational amplifier's and low-pass filter's basic parameters, which have already been mentioned in section 3.5.


Fig. 5.1 Schematic of circuit setup for simulation - voltage follower

### 5.1.1 Operational amplifier

Simulation settings:

- Range: $10 \mathrm{~Hz}-10 \mathrm{MHz}$
- Closed-loop connection (voltage follower)
- $\mathrm{V}^{+}=1 \mathrm{~V}$


Fig. 5.2 Frequency analysis of the operational amplifier

The resulting graph provides us with following parameters:

- DC gain $=59.9 \mathrm{~dB}$
- Unity gain frequency $\mathrm{f}_{\mathrm{T}}=209 \mathrm{kHz}$
- $\quad$ GBW $=209 \mathrm{kHz}$
- Phase shift $=-90^{\circ}$


### 5.1.2 Active low-pass filter

Simulation settings:

- Range: $10 \mathrm{~Hz}-10 \mathrm{MHz}$
- Closed-loop connection (voltage follower)
- $\mathrm{V}^{+}=1 \mathrm{~V}$


Fig. 5.3 Frequency analysis of the active low-pass filter
The resulting graph provides us with following parameters:

- DC gain $=57.5 \mathrm{~dB}$
- Unity gain frequency $\mathrm{f}_{\mathrm{T}}=6.55 \mathrm{kHz}$
- Phase margin $\mathrm{PM}=80^{\circ}$
- Attenuation at the chopping frequency -36.5 dB


### 5.1.3 Stability of the closed loop analysis (STB)

To verify whether the designed system is stable, the phase margin in closed loop at 0 dB gain must be higher than $0^{\circ}$.


Fig. 5.4 Stability analysis of the system

We can observe that the system is stable with a phase margin higher than $40^{\circ}$.

### 5.2 Transitional analysis

This set of simulations shows and verifies modulation of the offset as well as the functionality of the circuit. The results were captured near the end of the simulation, as the currents have settled into equilibrium, all capacitances have been charged and the system begins to function properly.

### 5.2.1 Transient step response



Fig. 5.5 Step response of the system

The resulting graph shows the system's step response in a voltage follower connection. The step rises from 0 to 1 V and the step's rise time is 1 ns . We can see that the system's response is stable, with the time necessary to regulate itself onto the new input value corresponding to around $75 \mu \mathrm{~s}$.

### 5.2.2 Operational amplifier's output after switches

Simulation settings:

- Duration: $600 \mu \mathrm{~s}$
- Voltage follower connection
- $\mathrm{V}^{+}=1 \mathrm{~V}$
- $\mathrm{f}_{\text {chop }}=700 \mathrm{kHz}$
- $\mathrm{V}_{\text {off }}=1 \mathrm{mV}$


Fig. 5.6 Modulation of the offset
The switching of non-ideal switches realized as MOSFET transmission gates at a certain frequency introduces charge injections and clock feedthrough to our circuit.

### 5.2.3 Chopper amplifier's output

Results of this subchapter show residual offset after being chopped. The simulations have been conducted with a 1 mV and 5 mV offset to verify the extent of the offset suppression with respect to offset drift.

Simulation settings:

- Duration: $600 \mu \mathrm{~s}$
- Voltage follower connection
- $\mathrm{V}^{+}=1 \mathrm{~V}$
- $\mathrm{f}_{\text {chop }}=700 \mathrm{kHz}$
- $\mathrm{V}_{\text {off }}=1 \mathrm{mV}, 5 \mathrm{mV}$


Fig. 5.7 Residual offset ripple with input offset 1 mV


Fig. 5.8 Residual offset ripple with input offset 5 mV
We can observe from the graphs that the offset suppression has been successfully performed by the circuit. In case of 1 mV offset, the residual offset was $40 \mu \mathrm{~V}$, which is a 25 times reduction of the initial offset. Same conclusion can be made with 5 mV offset, where the offset after chopping resulted in a ripple with amplitude of $182.5 \mu \mathrm{~V}$, amounting to 27 times lower offset than without chopping. Thus, the magnitude of offset suppression is mainly determined by the filter's attenuation.


Fig. 5.9 Schematic of circuit setup for simulation

Simulation settings:

- $\mathrm{V}_{\text {diff }}=\mathrm{VAC} 200 \mu \mathrm{~V}$, frequency $=5 \mathrm{kHz}$
- $\mathrm{V}^{+}=1 \mathrm{~V}$
- $\mathrm{V}_{\text {off }}=1 \mathrm{mV}$


Fig. 5.10 gm1 output and input without chopping with 1 mV offset


Fig. 5.11 gm1 and gm2 outputs with chopping with 1 mV offset.


Fig. 5.12 gm1 - modulated offset detail


Fig. 5.13 gm2 - chopper residual ripple detail
The graphs provide a detailed overview on how the signal is processed during the chopping operation. First, the comparison with the situation with chopping off (figure 5.10) shows that the gm1 stage can amplify the signal which is smaller than the inherent offset at its input differential stage, however, the output branches are oscillating around different voltages with a $16-\mathrm{mV}$ difference, with the input signal being amplified to 3 mV , and such signal cannot be further processed by the next stage.

With chopping on, the chopper ripple is modulated on the output signal of gm1 stage, and the signals oscillate around a common voltage, passing into the gm2 stage, where this ripple is significantly filtered out. The detailed views of both ripples denote that the ripple initially takes on a peak-to-peak value at around $800-900 \mu \mathrm{~V}$, roughly corresponding with the input offset. The filter then processes the signal, based on the chopping frequency biases itself into a DC operating point created by the voltage divider R1 and C1 (shown on figure 5.9) around which the output signal oscillates with a residual ripple. From the results, we can conclude that the ripple was decreased tenfold by the filter, down to only $80 \mu \mathrm{~V}$. The input signal of $200 \mu \mathrm{~V}$ has been amplified to 8 mV , gain of 32 dB , which was amplified primarily by the gm1 stage, as the filter's cut-off frequency is around 6 kHz .

### 5.3 Periodic steady-state simulation

The simulations provide us with harmonic spectrum before and after the filter, showing the demodulation of the offset by gm 2 stage.

Simulation settings:

- Voltage follower connection
- $\mathrm{V}^{+}=1 \mathrm{~V}$
- $\mathrm{f}_{\text {chop }}=700 \mathrm{kHz}$
- $\mathrm{V}_{\text {off }}=1 \mathrm{mV}$
- Number of output harmonics: 10


Fig. 5.14 Harmonic spectrum before the filter's input

DC portion of the signal has the magnitude of 2.4 V , which is the common mode voltage set within the gm1 stage. The offset is modulated primarily on the first harmonic of the signal and then its smaller portions on higher odd harmonics.


Fig. 5.15 Harmonic spectrum after the filter's input
After passing through the filter, the DC portion of the signal is now set to 1 V by voltage follower connection and the residual offset at 700 kHz and higher harmonics is now suppressed.

### 5.4 Monte Carlo simulation with corner temperatures

A Monte Carlo simulation with process mismatch has been performed on the circuit with voltage follower connection. The number of runs per one setting was set to 200, and the simulation used three temperatures: $-40,27$ and $125^{\circ} \mathrm{C}$, amounting to a total number of 600 runs. The comparison of highest input offset with enabled and disabled chopping can be seen in the table 5.1.


Fig. 5.16 Monte Carlo simulation - voltage difference at the inputs with chopping

Table 5.1 Effects of chopping on suppressing offset caused by temperature and process mismatch

| Temperature <br> $\left[{ }^{\circ} \mathbf{C}\right]$ | Highest measured offset <br> without chopping $[\mathbf{m V}]$ | Highest measured offset with <br> chopping $[\mathbf{m V}]$ |  |
| :--- | :--- | :--- | :--- |
| $\mathbf{- 4 0}$ | 6.55 | 0.375 |  |
| $\mathbf{2 7}$ | 5.89 | 0.247 |  |
| $\mathbf{1 2 5}$ | 5.02 | 0.177 |  |

As we can see, offset is affected by both process mismatch and temperature, with the first factor being more impactful. Chopping is greatly reducing the offset created by manufacturing inaccuracies, in the worst case more than 28 times.

### 5.5 Noise analysis

Noise analysis and periodic steady state noise analysis with the beat frequency equal to chopping frequency ( 700 kHz ) of the system have been conducted.


Fig. 5.17 Noise and periodic steady state noise analysis
The noise analysis demonstrates noise presence in the circuit as is, without chopping being taken into consideration. The periodic steady state noise analysis shows noise presence with chopping on, and we can observe that the low frequency noise is considerably lower, by around 9 times. Chopping supresses low frequency noise by modulating it to higher odd harmonics of the chopping frequency alongside with the offset, where it is filtered by the active low-pass filter.

## 6. CONCLUSION

The aim of the master's thesis was to design a chopper operational amplifier for offset cancellation with using CMOS $0.25 \mu \mathrm{~m}$ technology. The main requirement was a noticeable offset suppression in voltage follower connection and ability to suppress the offset drift as well.

The requirements have been successfully achieved by designing a two-stage operational amplifier and subsequentially an active low-pass filter based on the same topology with relatively low complexity and low consumption of only $40 \mu \mathrm{~A}$. The dimensions of transistors are denoted in chapter 4 with their respectful calculations and clarification of their use. Chapter 5 verifies that all the requirements are met by simulating the circuit in Cadence Virtuoso environment.

Most notable results are offset suppression in voltage follower connection with 1 mV offset to $40 \mu \mathrm{~V}$. The degree of offset suppression stays nearly constant with increasing the offset to 5 mV , which verifies the system's resistance to offset drift. and Ability to suppress process and mismatch offset across the whole temperature reaches hundreds of $\mu \mathrm{V}$ Another advantage of the chopper amplifier is also capability of processing signals smaller than its inherent input offset. The differential input stage of PMOS transistors allows for input voltage range of $0-3.5 \mathrm{~V}$ across the whole temperature range and output voltage range depends on the design of the output stage; in our case it is almost rail-to-rail. The chopper operational amplifier's bandwidth is 100 kHz , which is shown in the frequency analysis.

This configuration allows for a potential extension to chopper-stabilized amplifier with corresponding adjustments to bandwidth and filter properties.

The results of the master's thesis show that with a relatively simple topology and a low number of components, it is possible to suppress offset to values which do not interfere with low voltage signals, which are frequently used in many applications nowadays. The residual ripple and switching spikes of the output signal reach tens and hundreds of $\mu \mathrm{V}$, respectively, depending on the input signal's frequency. Such signal is satisfactory for use with many applications, depending on the individual application's requirements.

An estimation of the layout using software Cadence Virtuoso Layout Suite L shows that the circuit takes a chip area of approximately $132 \mu \mathrm{~m} \times 116 \mu \mathrm{~m}$, which amounts to $0.018 \mathrm{~mm}^{2}$ after considering the additional space for isolation and wiring. Taking into account a regular size of AC/DC converter's chip area of $1 \mathrm{~mm} \times 2 \mathrm{~mm}$, there certainly is a possibility of using the chopper amplifier as one of the blocks on the chip.

It is important to notice that the chopper's performance greatly depends on the used area on chip and larger passive components can further improve the results. A possible major advancement in chopper amplifier offset reduction is using switched-capacitor method for filtering.

## Literature

[1] WU, Rong, Johan H. HUIJSING a Kofi A. A. MAKINWA. Dynamic Offset Cancellation Techniques for Operational Amplifiers. In: WU, Rong, Johan H. HUIJSING a Kofi A. A. MAKINWA. Precision Instrumentation Amplifiers and Read-Out Integrated Circuits [online]. New York, NY: Springer New York, 2013, 2013-7-24, s. 21-49 [cit. 2022-11-28]. ISBN 978-1-4614-3730-7. Dostupné z: doi:10.1007/978-1-4614-3731-4_2
[2] BOSCH, Anne, Michiel STEYAERT a Willy SANSEN. Transistor Mismatch: Evolution and Relevance. In: BOSCH, Anne, Michiel STEYAERT a Willy SANSEN. Static and Dynamic Performance Limitations for High Speed D/A Converters [online]. Boston, MA: Springer US, 2004, 2004, s. 165-203 [cit. 2022-11-28]. ISBN 978-1-4419-5434-3. Dostupné z: doi:10.1007/978-1-4757-6579-3_8
[3] MOINI, Alireza. Mismatch. In: Vision Chips or Seeing Silicon [online]. Adelaide: Centre for High Performance Integrated Technologies and Systems (CHIPTEC), 1997 [cit. 2022-12-02]. Dostupné z: https://www.iee.et.tudresden.de/iee/analog/papers/mirror/visionchips/vision_chips/mismatch.html
[4] GRAY, Paul R. Analysis and design of analog integrated circuits. 5th ed. New York: John Wiley, 2009. ISBN 978-0-470-24599-6.
[5] KESTER, Walt. MT-037 Tutorial: Op Amp Input Offset Voltage [online]. 2009 [cit. 2022-12-04]. Dostupné z: https://www.analog.com/media/en/training-seminars/tutorials/MT-037.pdf
[6] CHAKRABORTY, Kuntal. What is a Wafer?. Techopedia [online]. 2021 [cit. 2022-12-04]. Dostupné z: https://www.techopedia.com/definition/2326/waferelectronics
[7] ZHOU, Ying a Art KAY. Offset Correction Methods: Laser Trim, e-Trim ${ }^{\text {TM }}$, and Chopper [online]. 2021 [cit. 2022-12-04]. Dostupné z: https://www.ti.com/lit/an/sbot037c/sbot037c.pdf?ts=1657647732562\&ref_url=htt ps\%253A\%252F\%252Fwww.ti.com\%252Fproduct\%252FOPA2191. Texas Instruments, Inc.
[8] NOLAN, Eric. Demystifying Auto-Zero Amplifiers-Part 1. Analog Dialogue. 2000, 34(2), 1-3.
[9] MURPHY, Troy. Using Auto-Zero Amplifiers: Optimizing Circuits with UltraPrecision Op Amps. EE Times [online]. Santa Clara, California, 10.4.2000 [cit. 2022-12-04]. Dostupné z: https://www.eetimes.com/using-auto-zero-amplifiers-optimizing-circuits-with-ultra-precision-op-amps/
[10] ANALOG DEVICES INC. Zero-Drift, Single-Supply, Rail-to-Rail Input/Output Operational Amplifiers: Datasheet AD8551/AD8552/AD8554. 2015.
[11] KRISHNAVEDALA. File:MOSFET small signal.svg. In: Wikimedia Commons [online]. 2014 [cit. 2022-12-04]. Dostupné z: https://commons.wikimedia.org/wiki/File:MOSFET_small_signal.svg
[12] Op amp applications handbook. Editor Walt JUNG. Amsterdam: Elsevier, 2005. ISBN 978-0750678445.
[13] DULA, Přemysl. Návrh autokompenzace ofsetu operačniho zesilovače. Brno, 2014. Master's thesis. Brno University of Technology.
[14] TROJAN, Vladimír. Návrh diferenciální rozdílového zesilovače v technologii CMOS. Brno, 2021. Bachelor's thesis. Brno University of Technology.
[15] BIOLEK, Dalibor, Karel HÁJEK a Antonín KRTIČKA. Analogové elektronické obvody. Brno, 2007. Skriptum. Vysoké učení technické v Brně.
[16] GAO, Jin. Current Mirror Basics. Dostupné také z: https://sites.utexas.edu/piercethinking/files/2021/11/Current-Mirror-Basics.pdf
[17] KEIM, Robert. The MOSFET Constant-Current Source Circuit. In: All About Circuits [online]. 2016 [cit. 2022-12-22]. Dostupné z: https://www.allaboutcircuits.com/uploads/articles/BMCS_diagram1.jpg
[18] RICO-ANILES, Hector Daniel, Jaime RAMIREZ-ANGULO, Jose Miguel ROCHA-PEREZ, Antonio J. LOPEZ-MARTIN a Ramon Gonzalez CARVAJAL. Low-Voltage $0.81 \mathrm{~mW}, 1-32$ CMOS VGA With $5 \%$ Bandwidth Variations and -38dB DC Rejection. IEEE Access [online]. 2020, 8, 106310-106321 [cit. 2022-12-22]. ISSN 2169-3536. Dostupné z: doi:10.1109/ACCESS.2020.2999315

## Symbols and abbreviations

Abbreviations:

| FEEC | Faculty of Electrical Engineering and Communications |
| :--- | :--- |
| BUT | Brno University of Technology |

Symbols:

| $A_{\nu}$ | open-loop gain | $[\mathrm{dB}]$ |
| :--- | :--- | :--- |
| $B W$ | bandwidth | $[\mathrm{Hz}]$ |
| $C_{L}$ | load capacitance | $[\mathrm{F}]$ |
| $C M R R$ | common-mode rejection ratio | $[\mathrm{dB}]$ |
| $G B W$ | gain bandwidth | $[\mathrm{Hz}]$ |
| $g_{m}$ | transconductance | $[\mathrm{S}]$ |
| $I_{D}$ | drain current | $[\mathrm{A}]$ |
| $I_{O U T}$ | output current | $[\mathrm{A}]$ |
| $K_{P}$ | technological parameter | $\left[\mathrm{A} / \mathrm{V}^{2}\right]$ |
| $L$ | length of transistor channel | $[\mathrm{m}]$ |
| $P S R R$ | power supply rejection ratio | $[\mathrm{dB}]$ |
| $R_{\text {out }}$ | output resistance | $[\Omega]$ |
| $r_{d s}$ | drain-source resistance | $[\Omega]$ |
| $V_{D D}$ | positive supply voltage | $[\mathrm{V}]$ |
| $V_{D S}$ | drain-source voltage | $[\mathrm{V}]$ |
| $V_{G S}$ | gate-source voltage | $[\mathrm{V}]$ |
| $V_{t h}$ | threshold voltage | $[\mathrm{V}]$ |
| $W$ | width of transistor channel | $[\mathrm{m}]$ |
| $\lambda$ | channel length modulation parameter | $\left[\mathrm{V}^{-1}\right]$ |

## LIST OF APPENDICES

$\qquad$APPENDIX A - SCHEMATICS61

Appendix A - Schematics
A. 1 Chopper operational amplifier



[^0]:    WARNING:
    The author of the Master's Thesis claims that by creating this thesis he/she did not infringe the rights of third persons and the personal and/or property rights of third persons were not subjected to derogatory treatment. The author is fully aware of the legal consequences of an infringement of provisions as per Section 11 and following of Act No 121/2000 Coll. on copyright and rights related to copyright and on amendments to some other laws (the Copyright Act) in the wording of subsequent directives including the possible criminal consequences as resulting from provisions of Part 2, Chapter VI, Article 4 of Criminal Code 40/2009 Coll.

[^1]:    UPOZORNĚNí:
    Autor diplomové práce nesmí při vytváření diplomové práce porušit autorská práva třetích osob, zejména nesmí zasahovat nedovoleným způsobem do cizích autorských práv osobnostních a musí si být plně vědom následků porušení ustanovení § 11 a následujících autorského zákona č. $121 / 2000 \mathrm{Sb}$., včetně možných trestněprávních důsledků vyplývajících z ustanovení části druhé, hlavy VI. díl 4 Trestního zákoníku č.40/2009 Sb.

