# BRNO UNIVERSITY OF TECHNOLOGY 

Faculty of Electrical Engineering<br>and Communication

## MASTER'S THESIS



# BRNO UNIVERSITY OF TECHNOLOGY 

VYSOKÉ UČENÍ TECHNICKÉ V BRNĚ

# FACULTY OF ELECTRICAL ENGINEERING AND COMMUNICATION 

FAKULTA ELEKTROTECHNIKY
A KOMUNIKAČNÍCH TECHNOLOGIÍ

## DEPARTMENT OF MICROELECTRONICS

ÚSTAV MIKROELEKTRONIKY

## STEP-UP SWITCHED POWER SOURCE

MASTER'S THESIS
DIPLOMOVÁ PRÁCE

## AUTHOR

Bc. Jan Žamberský
AUTOR PRÁCE

SUPERVISOR
Ing. Michal Pavlík, Ph.D.
vedoucí práce

VYSOKÉ UČENÍ FAKULTA ELEKTROTECHNIKY
TECHNICKÉ A KOMUNIKAČNÍCH
V BRNĚ TECHNOLOGIÍ

## Diplomová práce

## magisterský navazující studijní obor Mikroelektronika <br> Ústav mikroelektroniky

Student: Bc. Jan Žamberský ID: 147009

Ročník: 2
Akademický rok: 2015/16
NÁZEV TÉMATU:

## Zvyšující měnič napětí

## POKYNY PRO VYPRACOVÁNÍ:

Navrhněte a realizujte zvyšující měnič napětí $s$ galvanickým oddělením. Měnič by měl pracovat v rozsahu napětí $40-80 \mathrm{~V}$ na vstupu s nastavitelným výstupem až 1000V s přenášeným výkonem 20VA.

## DOPORUČENÁ LITERATURA:

According to recommendations of supervisor

Termín zadání: 8.2.2016 Termín odevzdání: 26.5.2016

Vedoucí práce: Ing. Michal Pavlík, Ph.D.
Konzultant diplomové práce:
doc. Ing. Lukáš Fujcik, Ph.D., předseda oborové rady

[^0]
#### Abstract

This work focuses on describing different voltage regulators with a specific focus on the isolated topologies. Then there is a discussion about the best choice for anodic bonding, which means high voltage, low current requirements.

Next part explores difficulties faced when designing such a converter and what and how needs to be taken care of.

Afterwards, there is the own design of the regulator with described steps of optimization, followed by the simulation results. Two different approaches are compared and the best solution is then selected. Way of making the output bipolar is shown.

Final parts focuses on the hardware implementation of such a design and measurement of its performance.


## Keywords

Anodic bonding. switch mode power supply, flyback regulator, snubber

ŽAMBERSKÝ, J. Zvyšující měnič napětí. Brno: Vysoké učení technické v Brně, Fakulta elektrotechniky a komunikačních technologií, 2016. 80 s . Vedoucí diplomové práce Ing. Michal Pavlík, Ph.D..

Prohlašuji, že svoji diplomovou práci na téma „Zvyšující měnič napětí" jsem vypracoval samostatně pod vedením vedoucího diplomové práce a s použitím odborné literatury a dalších informačních zdrojů, které jsou všechny citovány v práci a uvedeny v seznamu literatury na konci práce.

Jako autor uvedené diplomové práce dále prohlašuji, že v souvislosti s vytvořením tohoto projektu jsem neporušil autorská práva třetích osob, zejména jsem nezasáhl nedovoleným způsobem do cizích autorských práv osobnostních a jsem si plně vědom následků porušení ustanovení § 11 a následujících autorského zákona č. 121/2000 Sb., včetně možných trestněprávních důsledků vyplývajících z ustanovení § 152 trestního zákona č. 140/1961 Sb.

V Brně dne

I would like to thank my supervisor Ing. Michal Pavlík, Ph.D., who despite his much more important task at that moment was always able to point me the right direction, when I went astray. And in the first place for making this work even possible.

Výzkum popsaný v této diplomové práci byl realizován v laboratořích podpořených z projektu SIX; registrační číslo CZ.1.05/2.1.00/03.0072, operační program Výzkum a vývoj pro inovace.


## CONTENTS

1 Introduction ..... 11
2 Power regulator topologies ..... 12
2.1 Linear regulator ..... 12
2.2 Switched power supplies ..... 12
3 Design consideration ..... 16
3.1 Topology selection ..... 16
3.2 Flyback regulator ..... 16
3.3 Snubbing ..... 18
3.4 Two switch flyback ..... 19
3.5 Voltage stress ..... 20
3.6 Transformer ratio ..... 22
3.7 Transformer core ..... 24
4 Regulator design ..... 26
4.1 Switching frequency ..... 26
4.2 Output capacitor ..... 26
4.3 Transformer inductance ..... 26
4.4 Single switch topology ..... 27
4.5 Two switch topology ..... 31
4.6 Bipolarity ..... 33
4.7 Simulation result summary ..... 34
5 Hardware implementation ..... 35
5.1 Flyback regulator ..... 36
5.2 Feedback ..... 38
5.3 Duty cycle limitation ..... 40
5.4 H-bridge ..... 41
5.5 Square waveform generator ..... 43
5.6 Pulse transformers driving ..... 43
5.7 Voltage and current measurement ..... 45
5.8 Voltage sources ..... 46
5.9 Digital to Analog Converter ..... 46
5.10 Interface ..... 47
5.11 PCB layout ..... 48
6 Measurement ..... 49
6.1 Main transformer ..... 49
6.2 Feedback ..... 49
6.3 Duty cycle limitation ..... 52
6.4 H-bridge gate driving ..... 52
6.5 Flyback source ..... 56
7 Conclusion ..... 62
Bibliography ..... 64
Appendix ..... 67

## LIST OF FIGURES

2.1 Simplified schematic of linear regulator ..... 12
2.2 Different non-isolated switching supply topologies [1] ..... 13
2.3 Asymmetrical isolated converters, a) flyback, b) forward [17] ..... 14
2.4 Symmetrical power regulators, a) push-pull, b) half bridge c) full bridge [17] ..... 15
3.1 On- and off-state currents in flyback regulator [14] ..... 17
3.2 Waveforms for continuous mode [2] ..... 18
3.3 DRC snubbing circuit [3] ..... 19
3.4 Two switch flyback regulator [16] ..... 19
3.5 One-switch flyback simulation model ..... 20
3.6 Signal waveforms of one switch simulation. Cyan: supply voltage, green: output voltage, red: voltage on switch, blue: voltage on secondary ..... 21
3.10 Two-switch flyback simulation circuit ..... 22
3.11 Waveform of signals in two switch flyback when $v_{i n}=v_{o u t}$. Top: inductor primary current, middle: diode current, bottom: inductor secondary ..... 22
3.12 Voltage over a diode and a switch on transformer ratio dependency ..... 23
3.13 Dependency of a diode and switch voltage on transformer ratio for different $v_{\text {in }}$ ..... 23
3.14 B-H curve for ferromagnetic material [15] ..... 24
$3.16 \mathrm{~B}-\mathrm{H}$ curve for gapped and ungapped core [4] ..... 25
4.4 Output voltage for target voltage set to $50,100,300,600$ and 1000 V ..... 28
4.5 Maximal switch voltage and current spike ..... 28
4.6 Maximal diode voltage and current spikes ..... 29
4.7 Single switch model used for simulation ..... 30
4.10 Output voltage for target voltage set to $50,100,300,600$ and 1000 V , two switch topology ..... 32
4.11 Maximal switch and diode current, two switch topology ..... 33
4.12 H-bridge driving using pulse transformer ..... 34
5.1 Simplified block diagram ..... 35
5.2 Block diagram of UC182x family [12] ..... 36
5.5 UC2844 with typical circuitry ..... 37
5.7 Transformer winding ..... 38
5.8 Power section of primary side and secondary rectifier with capacitor ..... 39
5.9 Feedback schematic ..... 40
5.10 Transcnductance source ..... 41
5.11 H-bridge with gate driving circuitry ..... 42
5.12 square waveform generator ..... 43
5.13 Polarity, output enable and over-voltage discharge control circuit ..... 44
5.14 Over-voltage signal generator ..... 44
5.15 ADC for voltage and current measurement, together with SPI isolator ..... 45
5.16 Auxillary voltage power source ..... 47
5.17 Signal header pinout ..... 47
6.2 Optoisolator transfer of 1 kHz sinusoidal wave over the full scale, red-input, blue-output. $100 \mu \mathrm{~s} / \mathrm{div}$ ..... 49
6.3 Optoisolator transfer of 1 kHz square wave, showing some major overshoots, 1 V peak-peak, red-output, blue-input. $100 \mu s / d i v$ ..... 50
6.4 Optoisolator transfer of 1 kHz square wave with capacity stabilized output, 1 V peak-peak, red-output, blue-input. $100 \mu s / d i v$ ..... 50
6.5 Optoisolator bandwidth measurement, blue-input, red-output. $5 \mu \mathrm{~s} / \mathrm{div}$ ..... 51
6.6 Voltage shifting of optoisolator output, blue-input, red-output, green-DAC voltage. $1 \mathrm{~ms} / \mathrm{div}$ ..... 51
6.7 Voltage shifting of $C S$ pin,blue-DAC value, red-Q3 transistor gate voltage, green-CS pin voltage ..... 52
6.8 Square waveform generator, red- $R_{T} / C_{T}$ pin voltage, blue-comparator out- put. $2 \mu s / d i v$ ..... 53
6.9 Rectified pulse transformer output and IGBT gate voltage rise, blue-rectified transformer output, red-gate voltage. $200 \mu s / d i v$ ..... 53
6.10 Rectified pulse transformer output and IGBT gate voltage fall, blue-rectified transformer output, red-gate voltage. $200 \mu s / d i v$ ..... 54
6.11 Polarity change response, blue-Polarity signal, red and green-trwo pulse transformer drive signals. $1 \mathrm{~ms} / \mathrm{div}$ ..... 54
6.12 Pulse transformer driving in overvoltage condition, red-mux in High-Z, blue- mux connected to the same pin. $2 \mu \mathrm{~s} / \mathrm{div}$ ..... 55
6.13 Voltage transition for different output voltage ..... 56
6.14 Voltage ripple for 200,500 and 1000 V ..... 57
6.15 Polarity switching transition with 220 nF capacitive load. $2 \mathrm{~ms} / \mathrm{div}$ ..... 58
6.16 Polarity switching transition, highest slope detail. $20 \mu \mathrm{~s} / \mathrm{div}$ ..... 58
6.17 Switching MOSFET $V_{D S} .2 \mu s / d i v$ ..... 59
6.18 Load transient response. $500 \mu s / d i v$ ..... 59
6.19 Output voltage while discharging. $1 \mathrm{~ms} / \mathrm{div}$ ..... 60
6.20 Capacitor voltage while discharging. $1 \mathrm{~ms} / \mathrm{div}$ ..... 61
6.21 PSU load characteristics ..... 61
7.1 Potential solution for H-bridge turn-offs ..... 62
7.2 Another potential solution for H-bridge turn-offs ..... 63

## 1 INTRODUCTION

Anodic bonding, also referred to as a field assisted glass-silicon sealing or electrostatic sealing is a process of connecting a glass and a silicon wafer under the influence of increased temperature and an external electric field. Typical temperature is around $500^{\circ} \mathrm{C}$ and the applied voltage ranges from 50 to 1000 V .

With both surfaces clean and maximal roughness of around $0.1 \mu \mathrm{~m}$, the glass and silicon are placed on top of each other and voltage is applied in such a way that the silicon wafer is connected to the positive terminal, glass to the negative. Kind of a capacitor with a glass as dielectric is formed. The exact mechanism is unknown, but due to the electromigration of sodium ions in the glass to the interface with a silicon and formation of a bond between these two elements, basically irreversible bond is created. [9]

The speed of the process can be controlled with both the temperature and the applied voltage. The usual time ranges from minutes up over quarter of an hour.

The subject of this thesis is design such a power source, which can provide the variable output voltage, so the speed of the process can be controlled as was mentioned above as well as compensate for different glass thickness.

## 2 POWER REGULATOR TOPOLOGIES

There is a big spectrum of voltage sources utilizing various methods to provide the regulated output voltage. Following chapter will give a quick overview.

### 2.1 Linear regulator

The most simple implementation of voltage regulator is using linear regulator. Function of this circuit, simplified in figure 2.2, is based on variable resistor adjusted in order to have a voltage drop just enough for the remaining voltage to be of a right value.


Fig. 2.1: Simplified schematic of linear regulator

Apart from the simplicity, advantage of this approach is basically no output ripple, no EMI, regulator mostly consists of just one integrated circuit and two bypass capacitors, giving a small PCB footprint.

However, there is a toll of poor efficiency when there is a big voltage drop across the regulator. Big portion of the energy supplied by the power source is transformed into a Joule heat instead of being delivered to a load. Another drawback is the circuit's inability to provide higher voltage than the one of a power source.

### 2.2 Switched power supplies

As opposed to the linear regulator, there is a family of switched power supplies. As the name suggests, they operate with a switch alternating between on- and off-state. Witch some additional components, mostly capacitors, inductors and diodes, it is possible to obtain a regulated DC voltage. Based on the arrangement of the circuitry around the switch, the output can be either lower, higher or both. Output voltage is mostly controlled by duty cycle of the switch.

Common property of switched power supplies is higher efficiency throughout various input and output voltages (ideally no voltage drop on the switch, purely complex inductance and capacitance). If using transformer, switched power supplies can be galvanically isolated. On the other hand, without an ideal output filtering, there will always be a voltage ripple and the switch generates some EMI. The circuits are generally more complex.

Divided based on galvanic isolation, the most basic topologies for non-isolated are:

- Buck (step-down)
- Boost (step-up)
- Buck-boost

Buck converter has output voltage lower than input, boost converter higher. Buckboost converter combines two previously mentioned, hence the output can be both lower or higher.


Fig. 2.2: Different non-isolated switching supply topologies [1]

The isolated converters can be further divided based on whether the transformer magnetization B-H curve goes in only one quadrant, called asymmetrical, or if magnetization curve goes through multiple quadrants. These are called symmetrical.

Most well known asymmetrical isolated converters are

- Flyback, shown in figure 2.3a
- Forward, figure 2.3b


Fig. 2.3: Asymmetrical isolated converters, a) flyback, b) forward [17]

Symetrical topologies on the other hand are

- Push-pull, shown in figure 2.4 a
- Half bridge, figure 2.4 b
- Full bridge, figure 2.4 c


### 2.2.1 Flyback regulator

The biggest advantage of this regulator is its simplicity. The regulator features only one switch which is grounded and doesn't need additional inductor. The maxmal output power of this type of regulator around 150 W . It's well suited for high output voltage, but not a good choice for high output current. [16]

### 2.2.2 Forward regulator

Even though the forward regulator looks similar to flyback, its function is fundamentally different. Compared to flyback, the forward regulator doesn't use the transformer as an energy storage, but just transforms the primary current into the secondary winding, where for the switch off-state, the current is supplied through inductor and the freewheeling diode.

This difference in function also defines its parameters. Because the output current is non-pulsating, it's more suitable for high output current applications. There is a need for third, reset winding in the transformer, also the regulator consists of greater number of components. On the other hand, there are no current spikes as in flyback regulator, so as was mentioned, the topology is well suited for high output currents. [16]
a)

b)

c)


Fig. 2.4: Symmetrical power regulators, a) push-pull, b) half bridge c) full bridge [17]

### 2.2.3 Push-pull, half and full bridge regulators

All of these regulators are somewhat based on forward regulator. Due to higher complexity of transformer and its driving, they are capable of providing higher output power. Thanks to an alternated switching of the primary winding, the output filter for the same power can be smaller.

Common disadvantage of thees topologies is both higher circuit and transformer complexity and more caution must be taken while driving the switches. [16]

## 3 DESIGN CONSIDERATION

In this chapter, the topology selection will be justified, followed by some of the most problematic parts of the selected design, especially focusing on the issues related to the high output voltage.

### 3.1 Topology selection

To pick up the right topology to fulfill the given requirements, the pros and cons for each has to be considered. Some of them can be crossed out right away pretty easily due to the fact that the power source has to be capable of both increasing and reducing the input voltage. Apart from a theoretical concept of transforming the input voltage to over 1 kV and then reducing, which would place high demand on breakdown voltage of the switching element, only isolated power sources and a buck-boost converter remain in the selection.

Another simple elimination is of the buck-boost converter. The output has to be bipolar, however the regulator is only unipolar and since it's not isolated, everything would have to be doubled and switching between polarities would mean switching the regulator connected to output.

All of the isolated converters however can fulfill the task given, and to choose the best one, also the output voltage and power has to be taken into account.

With respect to the required power supply parameters, which are rather low output power, all of the push-pull, half and full bridge make no sense to choose, since they are just variations of forward regulator designed to provide higher output power. There would be no merit, however the circuitry would be more complex.

Two reasonable options are flyback and forward regulator. The design is closer to the high voltage-low current, since the priority is for it to work well in the high-voltage region, where the currents are low, not vice versa. Another advantage of the flyback topology is that since there is no need to charge external inductance, faster transient response is achievable. Based on this, the best topology choice would be the flyback regulator.

### 3.2 Flyback regulator

In this section, the flyback regulator principle will be just briefly explained.

The circuit is switching between on-state and off-state, displayed in figure 3.1. When the switch is on, the input voltage is forced across the transformer primary which causes an increasing flow of current through it.

Note that the polarity of the voltage on the primary is dot-negative (more negative at the dotted end), causing a voltage with the same polarity to appear at the transformer
secondary (the magnitude of the secondary voltage is set by the transformer seconday-toprimary turns ratio).

The dot-negative voltage appearing across the secondary winding turns off the diode, preventing current flow in the secondary winding during the switch on time. During this time, the load current must be supplied by the output capacitor alone.

When the switch turns off, the decreasing current flow in the primary causes the voltage at the dot end to swing positive. At the same time, the primary voltage is reflected to the secondary with the same polarity. The dot-positive voltage occurring across the secondary winding turns on the diode, allowing current to flow into both the load and the output capacitor. The output capacitor charge lost to the load during the switch on time is replenished during the switch off time.

Flyback converters operate in either continuous conduction mode (CCM), when the secondary current is always greater than zero, or discontinuous mode (DCM), if the secondary current falls to zero on each cycle. [14]


Fig. 3.1: On- and off-state currents in flyback regulator [14]

Typical waveforms of a flyback regulator working in a continuous mode are shown in figure 3.2.

Working in each mode has some advantages and drawbacks. Advantages of CCM are:

- Transistor and diode peak current requirements are approximately half compared to DCM of the same output
- Easier cross-regulation for multiple outputs
- Lower primary and secondary RMS current


Fig. 3.2: Waveforms for continuous mode [2]

- Output capacitor ESR is not that critical [7] [10]

Advantages of DCM are:

- Smaller transformer can be used because the stored energy is lower
- Stability is easier to achieve
- Output rectifier operates at zero current prior to getting reverse biased, hence reverse recovery is not critical
- Faster transient response
- Transistor turns on at zero current, so turn on time is not critical
- Transistor turn-on to zero current results in low EMI [7] [10]

Because the DCM mode may allow a smaller transformer as well as provide a fast transient response and lower turn-on losses, it is the usually the best choice for lower power or a Flyback with a high output voltage and low output current requirement.[10]

The regulator should be designed to operate in only one of these modes for best performance. Working in both modes is also possible, but such a converter must meet more strict feedback regulation requirements compared to one working only in DCM because of more complex transfer function.

### 3.3 Snubbing

In figure 3.2 can be seen, that during on-off transition, a voltage spike on the switch can be seen. This is a result of the parasitic properties of the components in real circuit, namely a leakage inductance of the transformer given by non-optimal coupling between primary and secondary winding.

When the transistor is turned off, the energy stored in the uncoupled inductance causes a voltage spike on the switch to rise. The excessive voltage on the drain pin may lead to an avalanche breakdown and eventually damage the MOSFET. Therefore, it is
necessary to add an extra circuit to clamp the voltage within the $\mathrm{V}_{\text {DSmax }}$. [3]
The RCD snubber circuit is used to protect the switch, as shown in fig. 3.3. It absorbs the current in the leakage inductor by turning on the snubber diode when $\mathrm{V}_{d s}$ exceeds $\mathrm{V}_{i n+n V o}$ and the current flows into the $\mathrm{C}_{s n}$. The energy stored in the capacitor is then discharged through the $\mathrm{R}_{s n}$ resistor.


Fig. 3.3: DRC snubbing circuit [3]

### 3.4 Two switch flyback

Another approach to solveing the leakage induced spikes is changing the topology using two switches in the primary side, as shown in figure 3.4. With the switches being driven in phase, the primary winding is either connected to the input voltage, or through the reverse polarized diodes to the input voltage. When switching to off-state, the energy of the spike is driven through the demagnetization diodes back to the input power supply, recovering the energy. This modification allows us to work at higher switching frequencies and with a better efficiency than the one of a single switch structure. However, the two switch structure requires driving a high side switch. This double switch flyback is also known as asymmetrical half bridge flyback. [16]


Fig. 3.4: Two switch flyback regulator [16]

### 3.5 Voltage stress

As the current is switched on and off, voltage over the transistor and the rectifying diode changes depending on the phase in which the regulator is. Following chapter will analyze voltage appearing on the transformer, which together with the input/output voltage defines the semiconductor elements voltage stress.

Simple simulation model shown in figure 3.5 will serve as a reference circuit to demonstrate all the occurring effects. Component values were chosen to work in stable DCM. In figure 3.6, the corresponding waveform for a close-to-full voltage state is shown. Note, that the transformer ratio $n_{\text {prim }} / n_{\text {sec }}=1$. Also the two windings are ideally coupled, so no over-voltage spikes are observed.


Fig. 3.5: One-switch flyback simulation model

Three phases can be seen, phase of charging the inductor from the input voltage ( 3.5 to 3.51 ms ), phase of charging the output capacitor with energy stored and the third phase ( 3.51 to 3.513 ms ), when the inductor is discharged with no current flow through it ( 3.513 to 3.520 ms ).

In the first phase, as the switch is closed, the input voltage is reflected to the secondary side with the opposite polarity, multiplied by the transformer ratio, in this case equaling one. During this phase, the reverse voltage on the diode is the greatest and given by equation 3.7 .

$$
\begin{equation*}
v_{\text {diode }}=v_{o u t}+n \cdot v_{i n} \tag{3.7}
\end{equation*}
$$

In the second phase, the diode is forward polarized, however the output voltage reflect itself to the primary winding, causing additional voltage stress to the switch. During this phase, the voltage stress of the switch is maximal and given by equation 3.8.

$$
\begin{equation*}
v_{\text {switch }}=v_{\text {in }}+\frac{1}{n} \cdot v_{\text {out }} \tag{3.8}
\end{equation*}
$$



Fig. 3.6: Signal waveforms of one switch simulation. Cyan: supply voltage, green: output voltage, red: voltage on switch, blue: voltage on secondary

The third phase is somewhat the most component friendly one as no additional voltage applies to them.

Thing that needs to be considered when designing the two switch flyback regulator is the secondary voltage reflected to primary. As soon as the output voltage reaches the value of the input, the energy in the inductor is discharged through the diodes back to the input bypass capacitor instead of being transformed to the secondary side. For $v_{\text {out }}>v_{\text {in }}$, the transformer ratio has to be greater than one. This behavior was also proven in simulation, with the primary switching side connected as shown in fig. 3.10 with the rest of the circuid identical to the one in fig. 3.5. Corresponding waveform as soon as the output voltage reaches the input is shown in fig. 3.11. Majority of the energy accumulated in the inductor is transferred back through the diodes with only a small portion being transferred to the secondary side. For a two switch topology, the equation 3.9 must be valid.

$$
\begin{equation*}
v_{\text {out }}<v_{\text {in }} \cdot n \tag{3.9}
\end{equation*}
$$

For non-ideally coupled transformer in a single switch topology without a snubber, additional voltage spike is defined only by the leakage inductance and the parasitic capacitances. With a snubbing circuit, it's a good safety assumption to give additional $30 \%$ breakdown voltage reserve for the switching element. [10].


Fig. 3.10: Two-switch flyback simulation circuit


Fig. 3.11: Waveform of signals in two switch flyback when $v_{\text {in }}=v_{\text {out }}$. Top: inductor primary current, middle: diode current, bottom: inductor secondary

### 3.6 Transformer ratio

One of the most crucial decision that needs to be made is designing the transformer in order to fit below the breakdown voltage of semiconductor components. As shown by equations 3.7 and 3.8 , both the diode and transistor maximal voltage is directly influenced by the transformer ratio. With output voltage 1 kV , if the design was to be supplied via e.g. 230 VAC mains, then the voltage over these components for various transformer ratio can be printed. It can be seen in fig. 3.12 that these voltages are pretty high for basic semiconductor components and there is rather narrow window, if any, where designing the reugulator would be feasible without using some special high voltage components (keep in mind that the leakage inductance spike is neglected). Taking into account the condition given by equation 3.9 for two switch topology, the options are even more limited.

The obvious solution for reducing the voltage stress on the components is reducing the input voltage, which plays role of a slope of $V_{\text {diode }}$ curve and shift of the hyperbolic


Fig. 3.12: Voltage over a diode and a switch on transformer ratio dependency
$V_{s w}$ curve. The plot 3.13 shows two different situation, one previously shown for 230 VAC $\left(325 \mathrm{~V}_{P}\right)$ and 100 V .


Fig. 3.13: Dependency of a diode and switch voltage on transformer ratio for different $v_{i n}$

In the setting with lower $v_{i n}$, it's much easier to find a suitable operating point, where for example around the transformer ratio $n=4$, maximal voltage over both semiconductor component is within reasonable boundaries. For two switch topology, the transformer ratio has to be correspondingly higher, giving greater stress on the diode, whereas the switching transistor can be anything for voltage over around $250 V_{D S m a x}$ with good enough current capability. For the input voltage of 24 V , as this design is to be, the situation is even better.

### 3.7 Transformer core

Transformer cores are made of ferromagnetic materials. Common unfortunate property of these materials is their B-H non-linearity, based on domain structure of such material. Every material has its typical magnetization curve, but all of them resembles the one in fig 3.14. When all domains in material are turned in the direction corresponding with the external field, no additional flux can be provided by the material. This state is called saturation. Since a permeability $\mu$ is related to the slope of a B-H curve, and inductance is directly proportional to the permeability, behavior of an inductor with ferromagnetic core can be determined. If the hysteresis is omitted, the inductance of an inductor with a ferromagnetic core increases at first, reaching region with maximal inductance, and slowly approaches zero as a saturation takes place.


Fig. 3.14: B-H curve for ferromagnetic material [15]

From the equation 3.15 describing an inductor, if $L \rightarrow 0$, the $d i / d t \rightarrow i n f$, limited only by the series resistance of the inductor. So the drawback of using the ferromagnetic core is the risk of reaching the saturation, which would result in rapid increase of current, therefore probably destroying the switching device.

$$
\begin{equation*}
v=L \cdot \frac{d i}{d t} \tag{3.15}
\end{equation*}
$$

Solution to both the non-linearity and the saturation is using a gapped core, meaning the core is not "full circle", but a small section is replaced either by air or some saturationresistant material. This way, total reluctance of the circuit is given by a series combination of the ferrite core and the air gap. Permeability of ferrites is in order of thousands (meaning reluctance really small), so its obvious that the total reluctance is given by the reluctance of the air gap, which is linear and can't reach saturation. The whole inductor with a gapped core of course can still reach saturation when the magnetizing current is big enough to put the ferromagnetic material in the saturation region. But due to the slope
of the B-H curve being much smaller, this corresponds with much higher current and can be controlled by the gap length. Difference between B-H curves of an ungapped and gapped core is displayed in figure 3.16


Fig. 3.16: B-H curve for gapped and ungapped core [4]

The transformer in the flyback regulator is working as a coupled choke, thus capability to store an energy is important. With the reduced inductance by the air gap, inductor can be subjected to a much larger current before reaching saturation. Energy in the inductor is proportional to current squared (eg. 3.17), logical outcome then is that gapped inductor can store much more energy, because of that higher current.

$$
\begin{equation*}
E=\frac{1}{2} L I^{2} \tag{3.17}
\end{equation*}
$$

Obvious downside is that the permeability of the core is reduced, so more turns in the winding are required for the same inductance. Another one is that the air gap increases the leakage inductance, leading to larger voltage spikes on switching. Leakage inductance is lowest with the winding placed over the air gap.

## 4 REGULATOR DESIGN

Two regulators, a single switch topology and also one with two switches will be designed. The first few steps are however the same for both of them. Some parameters have to be decided prior to the own design.

### 4.1 Switching frequency

The switching frequency is always a compromise. Using higher frequency results in smaller output filter components, smaller inductor, provides better load transient response. The tradeoff is in higher switching losses and higher EMI. The usual range is between 50 and 100 kHz , but latest trend is using higher frequencies, reaching order of MHz. As EMI is not much of a concern given the PSU is not to be placed in a direct proximity of any sensitive devices, whereas reducing the output filter components is favorable due to the high voltage value it needs to be designed to, the design is aiming towards higher frequencies, where 100 kHz seems to be a reasonable value.

### 4.2 Output capacitor

As soon as the switching frequency is given, the value of the output capacitor can be calculated. Even though the maximal output power of the power source is given as 20 VA , it is clear from the application that there is no risk of the current increasing while reducing output voltage. The maximal output current is then given by equation 4.1.

$$
\begin{equation*}
i_{\max }=\frac{P_{\text {out } M a x}}{V_{\text {out } M a x}}=\frac{20 V A}{1000 \mathrm{~V}}=20 \mathrm{~mA} \tag{4.1}
\end{equation*}
$$

Apart from maximal current, the capacitor value is related to the ripple voltage and switching frequency. These values are related by equation 4.2 , which is derived from the fundamental equation describing capacity.

$$
\begin{equation*}
C_{\min }=\frac{i_{\text {max }}}{f_{\text {sw }} V_{\text {ripple }}}=\frac{20 \mathrm{~mA}}{100 \mathrm{kHz} \cdot 1 \mathrm{~V}}=200 \mathrm{nF} \tag{4.2}
\end{equation*}
$$

Of course a good design rule is to use a higher value, but considering the slew rate is also an issue, the margin shouldn't be too big.

### 4.3 Transformer inductance

Now this is where it gets a bit tricky. Two equations the optimization process is based on are the fundamental inductance equation 4.3 and the previously mentioned equation describing energy stored in the inductor 3.17.

$$
\begin{equation*}
v=L \frac{d i}{d t} \tag{4.3}
\end{equation*}
$$

While neglecting all the parasitic properties of the inductor the energy transferred over time is linearly dependent on the inductance of the transformer and a square of a current. The current flowing in the primary side of the transformer by the end of the on-phase is also a function of the inductance, inverse proportional. This means that the product of $L * i$ is constant, but with higher current and lower inductance, the energy stored in an inductor (energy, which is transferred to the secondary) is higher.

For the sake of a switching element, it's preferred to keep the current as low as possible, but there is a certain amount of energy which needs to be transferred to the secondary side, defined by the output capacitance, output voltage and the drawn current. Counting the exact value is not relevant at the moment. What is important is that increasing inductance reduces the energy transferred per time unit, but also reduces the current. Then there must be some limit inductance, which is "just good enough" to charge the output capacitor in time, but keeping the current as low as possible. Even though it should be possible to do the math on the paper, much easier way is to make a simple circuit model and with a parametric analysis numerically find the solution.

### 4.4 Single switch topology

The model used for simulation of a single switch topology is displayed in figure 4.7. At the first glance, the feedback might look a bit complicated. This is because of the additional voltage comparator on the primary side winding, blocking next charging cycle if there is still some current flow in the secondary. This way, the converter is forced to work in DCM. Except for the low-pass filter after the U2 opamp, all of the others are just to help the simulation converge and have no circuit function due to their very high cutoff frequency.

Maximal duty cycle is set to 0.8 for $V_{\text {out }}=1000 \mathrm{~V}$ and is linear function of the target output voltage. This reduces the ripple while working with lower output voltage. Load is represented with a current source taking the maximal possible output current. Transformer is parametricaly defined by a primary inductance and a turn ratio. The coupling is set to 0.95 , which, if some basic design rules are obeyed, is an achievable value. Snubber circuit is also parametrized by the RC time constant and a capacity. Compared to the capacity counted in eq. 4.2, the output capacitor is increased by the factor of 2.5 to 500 nF . For correct function of CCM blocking, saturation voltage of opamps is crucial. For these limits, refer the netlist in appendix.

The values shown in simulation model came from a parametric stepping based optimization with a target to get the required transient response while holding the switch current as low as possible, though slight margin was included, leaving some room for poorer performance of real components.

The output voltage transition is shown in figure 4.4, based on simualation with $v_{\text {targ }}$ stepping for $50,100,300,600$ and 1000 V . Figures 4.6 and 4.5 show the maximal voltage and current spikes which can be found on the waveform. Keep in mind, that the two
waveforms don't have to be at the same time.


Fig. 4.4: Output voltage for target voltage set to $50,100,300,600$ and 1000 V


Fig. 4.5: Maximal switch voltage and current spike


Fig. 4.6: Maximal diode voltage and current spikes


### 4.4.1 Snubber circuit

Designing the inductor with a known capacitance is pretty straightforward and just a few iterations are sufficient to reach the goal. However when designing the snubbber circuit, the application preference comes into play. The design can be either optimized for low voltage spikes with high Joule heat generated on the resistor, or with higher voltage spikes, though reducing the wasted energy. The goal was to manage the transistor spikes within 600 V range, where there is plenty of cheap models with good current rating.

For starters, it's a good empiric rule to set the RC constant to $1 / 10$ th of the switch on-time. [8]. For full load steady stare, let's consider duty cycle 0.5 , leading to the equation 4.8 for the time constant.

$$
\begin{equation*}
\tau_{\text {snubber }}=\frac{100 \mathrm{kHz} z^{-1} \cdot 0.5}{10}=500 \mathrm{~ns} \tag{4.8}
\end{equation*}
$$

The higher the capacity, the lower the voltage spikes. With the regard of keeping the goal of 600 V , capacity of 500 pF did the job. Then the snubber resistor is $1 \mathrm{k} \Omega$. In maximal load steady state, the dissipated power is 2 W .

### 4.4.2 Summary

With this topology, it was possible to achieve the desired parameters. The minimal voltage and current parameters for switching element and the diode are summed up in table 4.9.

Tab. 4.9: Minimal component parameters

| Component | $V_{\text {peak }}(\mathrm{V})$ | $I_{\text {peak }}(\mathrm{A})$ |
| :--- | :--- | :--- |
| Diode | 1.2 k | 0.75 |
| Transistor | 580 | 5 |

Even though some are higher than one would expect, both of them are not in any way extreme and basically can be bought off-the-shelf in any average shop. Trying to improve any of the following led to deterioration of some other parameter.

With more sophisticated DCM detection than the one used, faster charge time could be achieved due to eliminating some "dead time". This kind of feedback was chosen for the simulation purposes for its simplicity to reduce the runtime.

### 4.5 Two switch topology

As was already mentioned, the minimal transformer ratio is limited by the discharge of the reflected voltage back to the input. In this case, around the $n=50$ is the limiting ratio, under which the maximal output voltage is unreachable. This high turn ratio together with already pretty high inductance would most likely be more problematic to make with a good coupling.

Multiple simulations were run to optimize the circuit. The best performing transformer ratio for this application proved to be around $n=60$, the remaining parameters were obtained analogically to the single switch model. Both the final values and netlist can be found in appendix. In the following figures, the output voltage transition for different target voltage 4.10 and currents in the switching element and rectifying diode 4.11 are shown.


Fig. 4.10: Output voltage for target voltage set to $50,100,300,600$ and 1000 V , two switch topology


Fig. 4.11: Maximal switch and diode current, two switch topology

### 4.5.1 Summary

Even though the loss in the circuit was lower, around 400 mW in each demagnetizing diode, the overall performance suffers from worse output range and also the current spikes on the primary side are much higher. On the other hand, the voltage over the primary side switches can not exceed the $V_{\text {supply }}+2 \cdot v_{\text {diode }}$, which is around 26 V .

### 4.6 Bipolarity

If the feedback is galvanically isolated, e.g. via linear optocoupler, the bipolarity of the power source can be easily achieved utilizing an H -bridge connecting the regulator to the output clamps. Two things needs to be considered:

1. High and low side switching, isolated from the control circuit
2. Current spike, caused by capacitance connected to the regulator

There are multiple solutions for driving the H -bridge. In any case, either two isolated power sources together with four isolated switches, or four isolated sources are needed. One approach would be using two DC-DC converters, which are all-in-one solution for providing the voltage together with optocouplers to control the gate driving.

Another, very simple solution is to use a pulse transformers. Since the transistors are always being driven in pairs, only two of them are needed, both with two secondary
windings. Using either just a capacity of the gate or charging parallel capacitor while having high resistance between gate and source, the pair of transistors would be closed if the pulse transformer was driven, otherwise the resistor would discharge the gate, opening the transistor. Schematic for one pair is shown in figure 4.12.


Fig. 4.12: H-bridge driving using pulse transformer

### 4.7 Simulation result summary

Some problematic steps while designing the switched regulators were discussed and were later applied to a simulated design. With the most suitable topology being a flyback regulator, two different models were tested. One of them more simple single switch topology, the second one more complex two switch flyback topology, which was theoretically promising better results.

After optimizing the circuit for minimal current load and fulfilling the requirement for 0 to 1 kV transition in 10 ms , the two circuits were compared. Even though the two switch converter exhibited lower losses, the overall current was higher, the regulation more difficult for a wide range output voltage and winding the transformer would be much more complicated because of its high transformer ratio as well as higher secondary inductance. On the other hand, the single switch topology was able to perform well over wider output voltage range with a rather simple regulation circuit. The only disadvantages were higher voltage on the transistor and higher losses. Though both of these were in an acceptable boundaries, the 2 W losses are of no big concern and transistor for 600 V is a common component.

Regarding the previously mentioned and also the fact that the single switch topology is a more simple circuit, especially thanks to no need for high side switching, the obvious choice for this application is a single switch topology flyback.

The bipolar output was also discussed with a suggested solution utilizing a pulse transformer driven H-bridge. This way there is no need for a stable voltage for high side and low side switching and all the control circuitry can be galvanically isolated from the output section.

## 5 HARDWARE IMPLEMENTATION

The simulations gave some idea of the basic elements, which had to be implemented into the design. Simplified regulator block diagram, omitting the auxiliary power sources, is in figure 5.1. The thick lines indicate power lines, thin lines signals, hollow line is a bus. The connections between separate blocks will be explained in the following sections, together with description of individual parts of the design.


Fig. 5.1: Simplified block diagram

Note, that this chapter doesn't show full schematic, just mentions the important parts. For full schematic, refer to the appendix.

### 5.1 Flyback regulator

Flyback regulator consist of multiple components, each deserving deeper description.

### 5.1.1 PWM controller

Even though the design shown in simulation could be viable if made from individual components as simulated above, there are devices incorporating most of the features into a single device. One of those is UC184x family of PWM controllers from Texas instruments. Block diagram of such a device is shown in figure 5.2.


Fig. 5.2: Block diagram of UC182x family [12]

This device incorporates the chain of an error amplifier with 2.5 V threshold , current sense comparator with 1 V tripping value, oscillator adujstable with external RC circuit and a push-pull output driver. Additionally, there is a 5 V linear regulator providing 50 mA for extra circuitry, eliminating the need for additional components. Input voltage range from UVLO threshold to 30 V . For further details, refer to the datasheed in [12].

The model used for this application was UC2843, which has maximal duty cycle approaching $100 \%$ and UVLO of 8.4 and 7.6 V . Figure 5.5 shows the PWM controller with just the essential components. R35 and C11 are setting the oscillator frequency according to the equation 5.3.

$$
\begin{equation*}
f=\frac{1.72}{R \cdot C} \tag{5.3}
\end{equation*}
$$

For the 100 kHz , the 8 k 2 resistor and 2.2 n capacitor are values giving frequency close to 100 kHz , as shown in equation 5.4.

$$
\begin{equation*}
f=\frac{1.72}{8 \mathrm{k2} \cdot 2.2 n}=\frac{1.72}{1.804 \cdot 10^{-5}}=95 \mathrm{kHz} \tag{5.4}
\end{equation*}
$$



Fig. 5.5: UC2844 with typical circuitry

Compared to the simulated schematic, some supplementary circuits had to be modified in order to cooperate with this controller.

### 5.1.2 MOSFET

The switching transistor was selected as to have sufficient current and voltage capabilities, preferably in THT package to allow for heatsink mounting. Infineon IPP50R299 has $V_{D S \max } 550 \mathrm{~V}$, continuous current $12 A$ and low on resistance on orders of hundreds of milliohms, promising low power dissipation. TO220 package is suitable for heatsink.

### 5.1.3 Rectification

Due to the higher input voltage in the final version ( 40 V AC ), two rectifier diodes were connected in series to cover for slightly higher reverse voltage while still being in a SMT package and a "few bucks" device.

Diodes are $1 \mathrm{~A}, 1.3 \mathrm{kV}$ fast diodes. The voltage stress was expected to be very close to the 1.3 kV . While fast diodes for higher voltage were unproportionally more expensive and the voltage stress is expected really close to one diode rating, simple connection of two diodes in series was chosen, with high resistor value divider for balancing.

### 5.1.4 Transformer

The transformer was winded on an RM12 core with 0.4 mm air gap, giving it inductance factor $A_{l} 400 \mathrm{nH}$. Since the supply current was increased, the inductance could
have been slightly increased to $90 \mu H$. Number of turns was calculated using equation 5.6.

$$
\begin{equation*}
n=\sqrt{\frac{L_{\text {prim }}}{A_{L}}}=\sqrt{\frac{90 \mu H}{400 n H}}=15 \tag{5.6}
\end{equation*}
$$

Fifteen primary side turns gives ninety turns on secondary side.
It is desirable to have as low leakage inductance as possible. Interleaving primary and secondary windings is an easy way to achieve it [5]. Interwinding capacitance increases, but that is not of a big concern in the design. The transformer was winded with a 0.4 mm copper wire, which allowed for 30 turns in one layer. Interleaving was done in a way that first layer was only secondary, second layer half primary half secondary, then one and half layer of secondary. This gave 15 turns of primary winding and 90 turns of secondary. Figure 5.7 shows the winding with red being the primary and blue secondary.

Isolation was made with Kapton tape with two layers between primary and secondary winding and one layer between third and fourth layer.


Fig. 5.7: Transformer winding

Schematic for the power section of the regulator is in figure 5.12. Voltage divider is composed of multiple resistors for both higher voltage capability and easier value trimming. Output capacitor is parallel combination of polypropylene capacitor with high capacity and a ceramic one for low ESR. Sensing resistor limits the current to 4 A .

### 5.2 Feedback

To make the circuit work with bipolar output, the secondary side has to be galvanically isolated. Some information of the output voltage has to be however transferred back


Fig. 5.8: Power section of primary side and secondary rectifier with capacitor
to close the control loop. There are different approaches, such as using TLV431 shunt regulator and an optocoupler [6]. In order to minimize to component count on the secondary side, linear optocoupler was considered as more suitable approach, since it has no DAC on the secondary side, greatly reducing the amount of isolated communication channels.

IL300 is a linear optocoupler using principle of two matched detectors and an emitter in a feedback loop with one detector. 5300 V isolation rating and 200 kHz bandwidth are both satisfactory by a large margin.

### 5.2.1 Output voltage settings

One fundamental difference is the fixed voltage on an error amplifier. The output voltage cannot be controlled via the value on its non-inverting input. Voltage shifting of the feedback voltage has to be used instead, which can actually be done pretty easily. Schematic diagram in figure 5.9 shows the feedback circuit.
emitting diode generates current in both detectors, which creates voltage drop over resitors R31 and R69 + R6. U6 amplifier controls the voltage to make it the same as the input voltage. Non-ideal coupling of the detectors has to be eliminated via R69 trimmer. Referencing the resistors on the secondary side to the DAC output instead of ground potential makes the desired voltage shift. PSU output voltage is then proportional to the supplement to 2.5 V . U4 amplifier is just a buffer. Both amplifiers should work with the bottom rail input. It's also important to keep in mind that the DAC has to have a


Fig. 5.9: Feedback schematic
rail-to-rail output buffer.
opto_in signal is output from a 1:400 resistor voltage divider placed on the output capacitor.

### 5.3 Duty cycle limitation

In the simulation, the maximal duty cycle was for the simplicity controlled by the maximal voltage of the error amplifier. This is also a principle which can't be incorporated into this design. It is possible to implement this feature via the current sense pin. In DCM operation, the current is proportional to the on-time of the switch. The principle of shifting the voltage on CS pin reduces the maximal current, which is basically the same thing as limiting the maximal duty cycle. This feature was implemented knowing the CS pin is a high-z and only negligible current should flow in/out. Resistor of the low-pass filter on the CS pin can bear this task (R9 in fig. 5.5). Constant current flowing through this resistor generates a voltage shift on the CS pin.

Simple resistor between DAC output and a CS pin is not suitable since the voltage on CS shifts during every switching cycle. Voltage controlled current source was used instead. Output voltage is increasing with a DAC voltage increasing. This means that higher DAC value means lower maximal duty cycle. This excluded the high-side source and additional current mirror had to be used. Figure 5.10 show schematics of the source. 2.5 $V$ DAC value generates $640 \mu \mathrm{~A}$ current, shifting the CS pin 640 mV higher. Some BJT mismatch is not crucial in this application.


Fig. 5.10: Transenductance source

### 5.4 H-bridge

H -bridge schematic is shown in figure 5.11.
The output H-bridge is made of 4 IGBT transistors, 1.2 kV rated, 5 A continuous current. Two low side transistors are equipped with current limiting circuit, ensuring no fatal shoot-through. Furthermore, Zener diodes ensure maximal gate voltage of 5 V , which corresponds with around 5 A , so no higher surges should be possible.

While turning the transistors off can be as quick as possible, the turn-on time should take some time to allow potential load capacity to discharge through partially closed transistor and a free-wheeling diode. For this, there is R-C circuit with different time constant for charging and discharging, making discharge around seven times faster.

There are basically three stages, first are the pulse transformers with one primary and two secondary windings forming a simple flyback, each around 40 turns, each transformer corresponding with transistors for certain output polarity. Transistors are driven with a square waveform (will be described later).

Second stage, an RC circuit, consists of 1 k resistor and 10n capacitor, giving very short time constant, meaning its almost instantly charged/discharged, depending on the transformer state.

Last stage is connected to the transistor gate and is charged via 22 k resistor, whereas discharged through just a diode.


Fig. 5.11: H-bridge with gate driving circuitry

### 5.5 Square waveform generator

For driving the pulse transformers, square waveform has to be generated. External RC circuit of the PWM controller was used, where between the resistor and capacitor is roughly sawtooth waveform. Comparing it with a suitable voltage, $50 \%$ duty cycle square waveform can be generated. Second OPAMP in the package with transconductance source was used, reducing the component count.


Fig. 5.12: square waveform generator

### 5.6 Pulse transformers driving

The pulse transformers are driven by two independent mechanisms. One is to ensure correct polarity on the output, the other one is discharging the output capacitor through the H -bridge in case of over-voltage condition.

### 5.6.1 Polarity and output enable control

Schematic for the polarity control circuit can be found in figure 5.13.
There are two input signals. PSU_OE for output enable (active low) and Polarity. Output polarity is determined by which pulse transformer is active. The square waveform is driven into an 4051 analog demultiplexer, where the Polarity signal is a control signal switching between active outputs. $P S U_{-} O E$ is INH (inhibit) signal, disconnecting all outputs into high-Z. Polarity has pull-down resistor, PSU_OE pull-up so that the output is disabled with no low-impedance control signal connected.

Furthermore, there is a 4538 dual monostable flip-flop, where rising and falling edges of Polarity generates a 500 ns pulses. These output signals are also driven into control inputs of multiplexer, disconnecting the output and ensuring there is a small delay between changing a polarity, preventing any potential shoot-through.

Two signals are coming out of this multiplexer, which are either square waveform of high-Z. In high-Z condition, there is a pull-down resistor. In this point, the over-voltage signal is mixed in with a PMOS connected between either one of these two signals and a square waveform. When over-voltage signal is low (active), both lines are connected to
the square waveform, when the over-voltage is high, PMOS transistors are opened and do not influence the signals coming out of multiplexer.

If multiplexer is connecting the square waveform to one of the output signals and over-voltage occurs, both signals are in phase and no short-circuit occurs.


Fig. 5.13: Polarity, output enable and over-voltage discharge control circuit

### 5.6.2 Over-voltage protection

The feedback works in a way that voltage on the FB pin is stabilized to 2.5 V . If the value rises above that, there is higher voltage than desired on the output. Over-voltage signal is generated with a Schmitt trigger comparator, where one input is the FB pin and the other a trimmable voltage divider. Schematic is in figure 5.14.


Fig. 5.14: Over-voltage signal generator

### 5.7 Voltage and current measurement

To measure voltage and current on the output, it has to be sampled after the H bridge, which eliminates the error caused by voltage drop over the IGBTs. In figure 5.11, current sensing resistor R 48 can be found between the outB and a GND output connector. Same voltage divider as the one in the optocoupler feedback is between the ground and the outA side of the H-bridge.

As the ADC, theADS1120 was chosem, a 16 -bit $\Sigma \Delta$ converter from Texas instruments. The ADC features a programmable gain amplifier, which should be suitable especially for the current measurement, which can reach very low values. Except for the bypass capacitors, everything is integrated into the converter, so no external components, such as reference or oscillator are needed. The inputs are filtered to eliminate switching noise. Current sensing input is also clamped by two antiparallel Zener diodes to limit the voltage in case of high currents [11].

One drawback is that in order for the programmable gain amplifier to work correctly, input common mode voltage has to be between certain boundaries, ideally in the middle between Vss and Vdd. Another isolated voltage had to be produced and also SPI interface isolator added to shift the signals to the ground reference, common for the DAC. Both ADC and isolator schematic is in figure 5.15 , signal Vout_ $A D C$ is coming from the above mentioned voltage divider.

Divided output voltage is between pins AIN0 and AIN1, current sense resistor between AIN2 and AIN3.


Fig. 5.15: ADC for voltage and current measurement, together with SPI isolator

### 5.8 Voltage sources

Some additional voltages had to be generated for different parts of circuit.

### 5.8.1 40 V DC

The input is 40 V AC transformer, so firstly it needs to be rectified and filtered with a capacitor. This part is simple two diode rectifier for center tap transformer and $1000 \mu F$ electrolytic capacitor

### 5.8.2 18 V Vdd

The supply voltage for UC 2843 , pulse transformers as well as generating $5 V_{A U X}$ and $+-2.5 V$ for ADC. Made as N-MOS with 18 V Zener diode stabilizer connected to its gate.

### 5.8.3 5 V AUX, ADC supply

Figure 5.16 shows galvanically isolated power supply providing 5 V for secondary side of optocoupler as well as $+/-2.5 \mathrm{~V}$ with reference to the ground for the ADC converter and SPI isolator. Power source is made with ferrite cup transformer.

One primary winding with 40 turns is on one side driven with push-pull output stage of MOS-FET driver, which proves siutable for this application, on the other side tied between two balanced capacitors. As input waveform the square waveform signal is used.

Two secondary windings are both with center tap. Winding for powering the optocoupler is $40+40$ turns, two diode rectification stabilized with Zener diode. Winding for ADC is $20+20$ turns, generating both positive and negative voltage with reference to the center tap usind bridge rectifier. Central tap is connected to the ground potential. Also stabilized with Zener diodes.

### 5.9 Digital to Analog Converter

The digital to analog converter sets the voltage value, on which is based output voltage and maximal duty cycle. To achieve decent output step, at least 12-bit converter has to be used, which means roughly $0,25 \mathrm{~V}$ per LSB. As was already mantioned in the feedback section, the DAC has to have a rail-rail output buffer (more precisely bottom rial). Texas instruments DAC7311 fulfills these requirements, provides SPI interface to keep just the one bus to communicate with the PSU and is also all-in-one solution with just a bypass capacitor as an extra component [13].


Fig. 5.16: Auxillary voltage power source

### 5.10 Interface

It was already indicated in previous sections that there are two signals, $P S U_{-} O E$ which is active low and Polarity, where log. 1 means positive with reference to the ground. PSU_OE has a pull-up resistor, Polarity pull-down.

Both DAC for setting the output voltage and ADC for reading output voltage and current are connected on SPI bus. For communication protocol, refer to [11] and [13].

All of these signals are on the 2.54 mm spacing male header with pinout shown in figure 5.17.


Fig. 5.17: Signal header pinout

### 5.11 PCB layout

Device was layouted on double-sided FR4 board. Special care had to be taken to keep sufficient clearance between primary and secondary circuits as well as cooling area for surface mount transistors. The board was designed to fit into computer PSU box, giving maximal dimensions of $145 \times 145 \mathrm{~mm}$. Layouted top and bottom layer can be found in appendix.

## 6 MEASUREMENT

After assembly and making sure all the primary and secondary side voltage sources work properly, individual parts were tested.

### 6.1 Main transformer

To verify the transformer inductances, it was connected in series with a 10R resistor, forming an RL circuit. The inductance was then measured as a cutoff frequency, meaning -3 dB voltage transfer and 45 deg phase shift. Leakage inductance was measured the same way with the other winding short-circuited. Results are shown in tab. 6.1.

Tab. 6.1: Measured transformer inductances

|  | Primary | Secondary |
| :--- | :--- | :--- |
| Inductance $/ \mu H$ | 88 | 3100 |
| Leakage inductance $/ \mu H$ | 0.5 | 34 |

Inductance corresponds with the calculations and leakage inductance under $1 \%$ is an optimistic result.

### 6.2 Feedback

While feeding the optocoupler directly into the amplifier input, transfer characteristics of the amplifier was measured. With DAC set to 0 V and 1.25 V offset and amplitude sinusoidal wave as input, the waveform on figure 6.2 was obtained.


Fig. 6.2: Optoisolator transfer of 1 kHz sinusoidal wave over the full scale, red-input, blue-output. $100 \mu \mathrm{~s} / \mathrm{div}$

While the sinusoidal function seemed okay, measurement of a 0.5 V amplitude square waveform showed more disturbing result (fig. 6.3). Even though the feedback on the signal source side worked properly, there were huge overshoots on the output side of the isolator. Additional capacitor of 33 pF parallel with the R 6 load resistor limited the slew rate, but eliminated the overshoots, as shown in figure 6.4.


## 1 DC 0.5 VE

Fig. 6.3: Optoisolator transfer of 1 kHz square wave, showing some major overshoots, 1 V peak-peak, red-output, blue-input. $100 \mu s / d i v$


Avg $=1,262141 \mathrm{e}+00 \quad$ Ampl$=1,000000 \mathrm{e}+00$

Fig. 6.4: Optoisolator transfer of 1 kHz square wave with capacity stabilized output, 1 V peak-peak, red-output, blue-input. $100 \mu s / d i v$

This way, the optoisolator had bandwidth of 25 kHz , measured from the amplitude attenuation and phase shift, as shown in figure 6.5.


Fig. 6.5: Optoisolator bandwidth measurement, blue-input, red-output. $5 \mu \mathrm{~s} / \mathrm{div}$

Shifting the output voltage by the DAC is shown in figure 6.6. Output stage works correctly to slightly over 4 V .


Fig. 6.6: Voltage shifting of optoisolator output, blue-input, red-output, green-DAC voltage. $1 \mathrm{~ms} / \mathrm{div}$

### 6.3 Duty cycle limitation

To verify the functionality of circuitry limiting the maximal duty cycle, voltage ramp was generated by the DAC while observing the voltage on CS. As shown in figure 6.7 , circuit starts working from DAC voltage of around 500 mV , under this threshold, the operational amplifier is not able to drive the transistor correctly due to the lack of rail-rail input.


Fig. 6.7: Voltage shifting of $C S$ pin,blue-DAC value, red-Q3 transistor gate voltage, greenCS pin voltage

### 6.4 H-bridge gate driving

First of all, the square waveform generation was verified. As can be seen in fig. 6.8, the sawtooth signal is neither full scale, nor oscillating around supply midpoint, so the comparing value had to be shifted to 2 V . Afterwards, the $94 \mathrm{kHz} 48 \%$ duty cycle squares were generated.

Rectified voltage on the output of the pulse transformer and the transistor gate when enabling (fig. 6.9) and disabling (fig. 6.10) the observed transistor shows rise time of 0.7 ms , whereas fall time just 0.18 ms .


Fig. 6.8: Square waveform generator, red- $R_{T} / C_{T}$ pin voltage, blue-comparator output. $2 \mu \mathrm{~s} / \mathrm{div}$


Fig. 6.9: Rectified pulse transformer output and IGBT gate voltage rise, blue-rectified transformer output, red-gate voltage. $200 \mu \mathrm{~s} / \mathrm{div}$


Fig. 6.10: Rectified pulse transformer output and IGBT gate voltage fall, blue-rectified transformer output, red-gate voltage. $200 \mu s / d i v$

Figure 6.12 shows response to a polarity change. A gap of roughly 0.5 ms is visible.


Fig. 6.11: Polarity change response, blue-Polarity signal, red and green-trwo pulse transformer drive signals. $1 \mathrm{~ms} / \mathrm{div}$

In case of over-voltage, the signals driving the pulse transformer MOSFETs are shown in figure 6.12. Both condition, demultiplexer closed and demultiplexer opened, are displayed.


Fig. 6.12: Pulse transformer driving in overvoltage condition, red-mux in High-Z, bluemux connected to the same pin. $2 \mu \mathrm{~s} / \mathrm{div}$

### 6.5 Flyback source

With all the auxillary circuitry working, the own power supply was tested.

### 6.5.1 Voltage transition

The voltage transitions are shown in figure 6.13. The circuit was loaded with a 47 k resistor on the H -bridge output, which roughly corresponds to 20 W load with a 1 kV output voltage. All the transitions are under 5 ms and the duty cycle limitation is apparently working since the slope changes.


Fig. 6.13: Voltage transition for different output voltage

### 6.5.2 Ripple

Ripple voltage was measured also with 47 k resistive load for three different output voltages. Figure 6.14 shows the ripple voltage being in a band of around 2 V with some extra switching generated spikes of 10 V amplitude, which were however just a measurement error, since no matter how big parallel capacity was connected, the peaks prevailed untouched.


Fig. 6.14: Voltage ripple for 200,500 and 1000 V

### 6.5.3 Capacitive load

Another thing to be verified is a capacitive load. Switching the polarity with high capacity connected to the output could potentially generate high current spikes, which should be minimized by the soft switching of the IGBT gates. In figure 6.15 , three sections can be seen, firstly the discharge of the capacity when all the H -bridge transistors are opened, lasting around 0.5 ms . Afterwards, with the transistors partially opened, the capacity is being discharged through the high side of the bridge and the freewheeling diode, where the current is limited by the IGBT transconductance. The last part is when the load capacity is being charged with the current limited by the low side IGBT.

The discharge through the freewheeling diode has the highest slope, indicating the highest current. Detail of this section was measured and is shown in figure 6.16. The slope is a little under $10 \mathrm{~V} / \mu \mathrm{s}$, which for 220 nF capacity, using the equation 4.2 gives current of 2.2 A , well below the 18 A pulse rating of the diode.


Fig. 6.15: Polarity switching transition with 220 nF capacitive load. $2 \mathrm{~ms} / \mathrm{div}$


Fig. 6.16: Polarity switching transition, highest slope detail. $20 \mu \mathrm{~s} / \mathrm{div}$

### 6.5.4 Switching transistor

Drain-source voltage of the switching transistor was of a big concern during the simulation, therefor was also measured to ensure no excessive voltage stress stress takes place. The worst case, meaning 1 kV output voltage is in figure 6.17. Only negligible voltage overshoot is visible, placing only 200 V over the transistor. Some additional resonance occurs in the off-state, which is then cut by start of the next charging cycle. To reduce the power loss on in the snubber circuit, resitors were increased to $2 \times 3 \mathrm{k} 3$ without any visible change in the waveform.


Fig. 6.17: Switching MOSFET $V_{D S} .2 \mu s / d i v$

### 6.5.5 Transient load response

The supply unit was tested with a transition from zero load to full load (with already mentioned 47 k resistor). The issue, which is shown in figure 6.18, occured. When connecting or disconnecting load, the low-side transistor in the H -bridge opened for a period of 1 ms .

The issue originated in some interference inducing voltage in the current limiting BJT, which discharged the gate capacitor and opened the IGBT. The issue couldn't be eliminated even by soldering additional 100 nF capacitor directly on the base and emitter pins of the transistor.


Fig. 6.18: Load transient response. $500 \mu \mathrm{~s} / \mathrm{div}$

### 6.5.6 Discharge

The voltage divider was experimentally trimmed to 2.53 V . This way the discharging worked as is shown in figure 6.19. Even though there is the voltage drop to zero volts, which seems inappropriate, it actually is a correct result considering both branches are closed with the low-side transistors limiting the current. All the output voltage is then over these transistors and the output potential is approaching zero.


Fig. 6.19: Output voltage while discharging. $1 \mathrm{~ms} / \mathrm{div}$

To examine the behavior of the own discharging, the voltage over the capacitor before the H -bridge was measured. As can be seen in figure 6.20 , the voltage decreases with a slope given by the current limitation of the low-side transistors, slightly undercharges and then the source increases the voltage to the desired level.


Fig. 6.20: Capacitor voltage while discharging. $1 \mathrm{~ms} / \mathrm{div}$

### 6.5.7 Load characteristics

The PSU was loaded with resistive load of $193 \mathrm{k}, 94 \mathrm{k}, 62 \mathrm{k}$ and 50 k as well as measured without load, drawing approximately $0,5,10,15$ and 20 mA with a 1 kV output voltage. Figure 6.21 shows dependency of output voltage on the current.


Fig. 6.21: PSU load characteristics

The load characteristics is approximately a straight line corresponding with an internal resistance of $800 \Omega$

## 7 CONCLUSION

The designed flyback power supply unit was constructed and tested. The voltage transitions where the voltage was rising worked fine as well as switching the polarity. Decreasing the voltage was accompanied by the issue of the output voltage dropping to zero. When looking at this issue strictly from the point of view where the transition are supposed to be under 10 ms , the power supply passes, but more correct design would be with either additional transformers, allowing shoot-through on just one side of the bridge or one separate transistor with discharging being its sole purpose.

Issue was with a stability of the maximal current limiting loop, where induced $V_{B E}$ voltage was closing the transistor and opening the low-side of the bridge. The issue occurred already in normal operation, but was solved with additional 100 nF capacitor between gate base and emitter, however the problem prevailed for transient load response and could not be eliminated by the H -bridge tuning. The result is disconnecting the load for around 1 ms , when both connected or disconnected.

This problem was additionally tested with extra 110 nF capacitor on the H -bridge output. Since it was proven that the power supply can withstand the capacitive load of this value easily while keeping the transition times in a given boundary, its possible to place it there as a part of a source. The load spike to the bridge was smoothened, H-bridge opening was eliminated with an additional bonus of filtering the output ripple voltage to a well below 1 V band. If transient load is expected, it is advised to place this capacitor between CON3 and CON4 pads.

Another potential solution could be placing a resistor to the base of the current limiting transistor and the capacitor after this resistor, as in figure, making a low-pass filter as shown in figure 7.2. In the implemented solution, the capacitor has to be over 10R resistor, making its function very limited. This potential remedy couldn't be tested due to the lack of space on the PCB.


Fig. 7.1: Potential solution for H -bridge turn-offs

Another theoretical solution, at least partial, could be placing a resitor between the IGBT gate with the current limiting transistor and a gate capacitor. This way, the
capacitor couldn't be discharged instantly and the off-state would last just a tiny moment, if any.


Fig. 7.2: Another potential solution for H -bridge turn-offs

As well as the previous suggestion, this method was not tested due to the lack of PCB space.

The transistor responsible for providing 18 V was only component dissipating any larger amount of heat and was actually provided with a small additional heatsink made of folded piece of copper metal plate. All the other components, including the main switching transistor were working close to a room temperature.

No device seemed to be working near its maximum electrical rating.
Design flaw, which was not fixed and can not be implemented on the current layout is lack of current limitation on 18 V source. Potential short-circuit may result in transistor breakthrough, forming low-resistance and letting 40 V into the rest of the circuit, subsequently destroying the PWM controller as well as the rest of the circuits. Adding circuit similar the one on the low-side IGBT transistors would solve the issue.

Additional safety feature would be placing a fuse between the output clamp and the H-bridge. With short-circuited output, the current limitation of 50 mA and a 1 kV output generates 50 W of Joule heat on the IGBT. For a short duration, thanks to the thermal capacity of the transistor, it can withstand it, but for a longer duration, the PCB could not dissipate this amount of heat and the transistor would be destroyed.

## BIBLIOGRAPHY

[1] DOSTAL, Frederick: Buck-boost topology delivers negative output from positive input[online]. EE Times, Available from: http://www.eetimes.com/document.asp? doc_id=1273276 [cit. November 2015].
[2] Fagnani, Anthony: Isolated Continuous Conduction Mode Flyback Using the TPS55340 [online]. Available from: www.ti.com/lit/an/slva559/slva559.pdf [cit. November 2015].
[3] Fairchild semiconductor: Application Note AN-4147; Design Guidelines for $R C D$ Snubber of Flyback Converters [online]. 2006. Available from: https://www. fairchildsemi.com/application-notes/AN/AN-4147.pdf [cit. November 2015].
[4] Maxim integrated: Flyback Transformer Design for MAX1856 SLIC Power Supplies [online]. 2002. Available from: https://www.maximintegrated.com/en/app-notes/ index.mvp/id/1166 [cit. December 2015].
[5] MCLYMAN, T.: Transformer and Inductor Design Handbook. Available from: http://coefs.uncc.edu/mnoras/files/2013/03/ Transformer-and-Inductor-Design-Handbook_Chapter_17.pdf [cit. December 2015].
[6] ON semiconductor: TLV431: Low Voltage Precision Adjustable Shunt Regulator. Available from: http://www.onsemi.com/PowerSolutions/product.do?id=TLV431 [cit. May 2016].
[7] PATEL, Raoji, FRITZ, Glenn: Switching Power Supply Design Review - 60 Watt Flyback Regulator[online]. Unitrode corporation, Available from: www.ti.com/lit/ $\mathrm{ml} /$ slup072/slup072.pdf [cit. November 2015].
[8] PRESSMAN, Abraham I.: Switching Power Supply Design. 1997, ISBN 0-07-0522367.
[9] Rose-hulman institute of technology: Experimental Procedure for Anodic Bonding. 2015. Available from: https://www.rose-hulman.edu/~adams1/courses/mems/ other/Anodicbondingprocedure.pdf [cit. December 2015].
[10] SALIVA, Allan A.: Design Guide for Off-line Fixed Frequency DCM Flyback Converter[online]. Infineon Technologies North America (IFNA) Corp., 2013, Available from: www.mouser.com/pdfdocs/2-8.pdf [cit. November 2015].
[11] Texas instruments: ADS1120 Low-Power, Low-Noise, 16-Bit ADC for Small-Signal Sensors [online]. Available from: http://www.ti.com/lit/gpn/ads1120 [cit. May 2016].
[12] Texas instruments: CURRENT MODE PWM CONTROLLER [online]. Available from: http://www.ti.com/lit/gpn/uc2842 [cit. May 2016].
[13] Texas instruments: DACx311 2-V to 5.5-V, 80- $\mu A, 8-$, 10-, and 12-Bit, Low-Power, Single-Channel, Digital-to-Analog Converters in SC70 Package [online]. Available from: http://www.ti.com/lit/gpn/dac7311 [cit. May 2016].
[14] Texas instruments: Linear and Switching Voltage Regulator Fundamental Part 2 [online]. Available from: www.ti.com/lit/an/slyt584/slyt584.pdf [cit. November 2015].
[15] University of Surrey: AMagnetic properties of materials [online]. 2008. Available from: http://info.ee.surrey.ac.uk/Workshop/advice/coils/mu/ [cit. December 2015].
[16] Würth Elektronik: Switch Mode Power Supply Topologies Compared [online]. May 2009. Available from: http://www.we-online.com/web/en/passive_components_ custom_magnetics/blog_pbcm/blog_detail_electronics_in_action_45887.php [cit. November 2015].
[17] WUIDART, L: TOPOLOGIES FOR SWITCHED MODE POWER SUPPLIES[online]. STMicroelectronics, 1999, Available from: http://www.st.com/ web/en/resource/technical/document/application_note/CD00003910.pdf [cit. November 2015].

## ABBREVIATIONS AND ACRONYMS

ADC Analog to Digital Converter
BJT Bipolar Junction Transistor
CCM Continuous Conduction Mode
DAC Digital to Analog Coverter
DCM Discontinuous Conduction Mode
EMI Electromagnetic Interference
ESR Equivalent Series Resistance
IGBT Insulated Gate Bipolar Transistor
MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor
PCB Printed Circuit Board
PSU Power Supply Unit
RMS Root Mean Square
SPI Serial Peripheral Interface

## APPENDIX

A Signle switch simulation model netlist
B Two switch model schematic
C Two switch simulation model netlist
D PCB layout
C Schematics

## A SINGLE SWITCH SIMULATION MODEL NETLIST

* source 1SWSIMULACNIMODEL

C_C1 0 VOUT $500 \mathrm{n} \quad \mathrm{TC}=0,0$
X_TX1 VSUPPLY VSW 0 VSEC SCHEMATIC1_TX1
D_D1 VSEC VOUT Dbreak
V_V4 N09504 0

+ PULSE 010010 u 100 n 100 n 10 u
E_U1 N102442 0 VALUE \{LIMIT(V(N14741,N09504)*1e6,0,2)\}
R_R4 N102442 N10384 10 TC=0,0
C_C3 0 N10384 10n TC=0,0
E_U2 N107742 0 VALUE $\{\operatorname{LIMIT}(\mathrm{V}(\mathrm{N} 10915, \mathrm{VFB}) * 1000,0,\{8 / 1000 *\{\operatorname{vtarg}\}\})\}$
R_R5 N14741 N107742 1k TC=0,0
R_R6 $\quad 0$ VFB 10 k TC=0,0
R_R7 VFB VOUT 990k TC=0,0
X_S3 N58557 0 VSW 0 SCHEMATIC1_S3
C_C9 $\quad 0$ N14741 $1 \mathrm{n} \quad \mathrm{TC}=0,0$
V_V8 VSUPPLY 024
E_U5 N581492 0 VALUE $\{\operatorname{LIMIT}(V($ N73235, VSUPPLY $) * 1 \mathrm{e} 6,0,5)\}$
R_R21 N581492 N58953 10 TC=0,0
C_C14 $0 \quad$ N58953 $10 n \quad$ TC $=0,0$
V_V9 VSW N73235 0.1
E_U6 N599072 0 VALUE $\{\operatorname{LIMIT}(\mathrm{V}(\mathrm{N} 10384, \mathrm{~N} 58953) * 1 \mathrm{E} 6,-0,5)\}$
R_R22 N599072 N58557 10 TC=0,0
C_C15 0 N58557 1n TC=0,0
V_V10 N10915 0 \{\{vtarg $\} * 0.01\}$
I_I1 VOUT 0 DC 1m
R_R23 VSW N64613 $\{\{$ RC\}/\{snubber_c $\}\}$ TC=0,0
C_C16 VSW N64613 \{snubber_c \} TC=0,0
D_D2 N64613 VSUPPLY Dbreak
.PARAM rc=500n vtarg=1000 $\mathrm{n}=6 \mathrm{l}=40 \mathrm{u}$ snubber_c $=500 \mathrm{p}$
.subckt SCHEMATIC1_TX1 1234
K_TX1 L1_TX1 L2_TX1 0.95
L1_TX1 $12\{11\}$
L2_TX1 34 \{\{n\}*\{n\}*\{l1\}\}
. ends SCHEMATIC1_TX1
.subckt SCHEMATIC1_S3 1234
S_S $3 \quad 3 \quad 4 \quad 1 \quad 2 \quad$ _S 3
RS_S3 12 1G
.MODEL _S 3 VSWITCH Roff=1e6 Ron=10m Voff=0.0V Von=1.0V
.ends SCHEMATIC1_S3


## B TWO SWITCH MODEL SCHEMATIC



## C TWO SWITCH SIMULATION MODEL NETLIST

* source 2 SW

C_C5 0 N52739 500n TC=0,0
X_S5 N64559 0 N52971 N52959 SCHEMATIC1_S5
X_TX2 N52959 N52893 0 N66222 SCHEMATIC1_TX2
V_V10 N52971 024
D_D16 N66222 N52739 Dbreak
E_U3 N535452 0 VALUE \{LIMIT(V(N53043,N53523)*1E6, 0,2) \}
R_R10 N53155 N52739 999k TC=0,0
X_S4 N64559 0 N52893 0 SCHEMATIC1_S4
V_V8 N53523 0
+PULSE 0 10 0 10u 1n 1n 10u
C_C8 N53043 N53747 3n TC=0,0
R_R9 0 N53155 1k TC=0,0
C_C7 0 N64559 1n $\quad$ TC=0,0
D_D14 0 N52959 Dbreak
R_R12 N535452 N53235 10 TC=0,0
D_D13 N52893 N52971 Dbreak
V_V9 N53747 0 \{\{vtarg $\} / 1000\}$
E_U4 N536172 0 VALUE
$+\{\operatorname{LIMIT}(\mathrm{V}(\mathrm{N} 53747, \mathrm{~N} 53155) * 200000,0,\{7 \mathrm{e}-3 *\{\operatorname{vtarg}\}\})\}$
R_R13 N53043 N536172 1k TC=0,0
E_U5 N64677 0 VALUE $\{$ LIMIT(V(N64307, N52959)*1E6, 0,5$)\}$
V_V11 N52893 N64307 0.01
E_U6 N644222 0 VALUE $\{\operatorname{LIMIT}(V(N 53235, N 68529) * 1 E 6,0,+5)\}$
C_C9 $\quad 0$ N53235 $1 \mathrm{n} \quad \mathrm{TC}=0,0$
R_R14 N644222 N64559 10 TC=0,0
R_R15 N64677 N68529 10 TC=0,0
C_C10 N68529 0 1n TC=0,0
I_I1 N52739 0 DC 20m
.PARAM vtarg=1000 $\mathrm{n}=60 \mathrm{l}=10 \mathrm{u}$
.subckt SCHEMATIC1_S5 1234
S_S5 3412 _S5
RS_S5 12 1G
.MODEL _S5 VSWITCH Roff=1e6 Ron=10m Voff $=0.0 \mathrm{~V}$ Von=1.0V
.ends SCHEMATIC1_S5
.subckt SCHEMATIC1_TX2 1234
K_TX2 L1_TX2 L2_TX2 0.95
.subckt SCHEMATIC1_S4 1234
S_S4 $\begin{array}{lllll}3 & 4 & 1 & 2 & \text {-S4 }\end{array}$
RS_S4
12 1G
.MODEL _S4 VSWITCH Roff=1e6 Ron=10m Voff=0.0V Von=1.0V
. ends SCHEMATIC1_S4

## D PCB LAYOUT









DAC with isolator

+18 V power source



[^0]:    UPOZORNĚNÍ:
    Autor diplomové práce nesmí při vytváření diplomové práce porušit autorská práva třetích osob, zejména nesmí zasahovat nedovoleným způsobem do cizích autorských práv osobnostních a musí si být plně vědom následků porušení ustanovení § 11 a následujících autorského zákona č. $121 / 2000 \mathrm{Sb}$., včetně možných trestněprávních důsledků vyplývajících z ustanovení části druhé, hlavy VI. díl 4 Trestního zákoníku č.40/2009 Sb.

