Komunikační reflektor s hardwarovou akcelerací – Bc. Šimon Řeřucha, Ph.D.
Bc. Šimon Řeřucha, Ph.D.
Master's thesis
Komunikační reflektor s hardwarovou akcelerací
Hardware accelerated communication reflector
Abstract:
The goal of this thesis is to find a way how to improve the performance of the communication mirror (referred to as the packet reflector) which operates on a common computer equipment. As the computer networks become faster and faster the hardware architecture become the bottleneck that limits the performance of network applications operated on the hardware. It is desired to mitigate the impact of …more
Language used: Czech
Date on which the thesis was submitted / produced: 19. 5. 2006
Identifier:
https://is.muni.cz/th/et81s/
Thesis defence
- Date of defence: 27. 6. 2006
- Supervisor: doc. RNDr. Eva Hladká, Ph.D.
Full text of thesis
Contents of on-line thesis archive
Published in Theses:- světu
Other ways of accessing the text
Institution archiving the thesis and making it accessible: Masarykova univerzita, Fakulta informatikyMasaryk University
Faculty of InformaticsMaster programme / field:
Applied Informatics / Applied Informatics
Theses on a related topic
-
Řízení komunikačních rozhraní v obvodu FPGA
Jakub VALENTA